

JUNE 2024

Ph.D. in Electrical and Electronics Engineering

MEHMET HALİL YABALAR

**REPUBLIC OF TÜRKİYE
GAZİANTEP UNIVERSITY
GRADUATE SCHOOL OF NATURAL & APPLIED SCIENCES**

**HYBRID OPTIMIZATION ALGORITHM BASED THD
REDUCTION IN THREE PHASE MULTILEVEL INVERTER**

**Ph.D. THESIS
IN
ELECTRICAL AND ELECTRONICS ENGINEERING**

**BY
MEHMET HALİL YABALAR
JUNE 2024**

**HYBRID OPTIMIZATION ALGORITHM BASED THD
REDUCTION IN THREE PHASE MULTILEVEL INVERTER**

Ph.D. Thesis

in

Electrical and Electronics Engineering

Gaziantep University

Supervisor

Prof. Dr. Ergun ERÇELEBİ

by

Mehmet Halil YABALAR

June 2024



©2024[Gaziantep University]

I hereby declare that all information in this document has been obtained and presented in accordance with academic rules and ethical conduct. I also declare that, as required by these rules and conduct, I have fully cited and referenced all material and results that are not original to this work.

Mehmet Halil YABALAR

ABSTRACT

HYBRID OPTIMIZATION ALGORITHM BASED THD REDUCTION IN THREE PHASE MULTILEVEL INVERTER

YABALAR, Mehmet Halil

Ph.D. in Electrical and Electronics Engineering

Supervisor: Prof. Dr. Ergun ERÇELEBİ

June 2024

85 pages

This study presents an innovative hybrid optimization approach that combines teaching-learning based optimization (TLBO) with the whale optimization algorithm (WOA) for selective harmonic elimination (SHE) technique in a modified reduced switch topology three phase 11-level multilevel inverter (MLI). This hybrid strategy effectively tackles the issues of harmonic reduction and total harmonic distortion (THD) on the line-to-line voltage, significantly improving the quality of the output power through the optimal determination of switching angles. The study leverages the TLBO and WOA to solve the non-linear set of equations associated with the SHE technique, aiming to overcome the limitations of classical methods prone to local optimal solutions and dependent on initial controlling parameters. By using MATLAB®/Simulink software environment, the performance of the hybrid TLBO with WOA method has been simulated, and this algorithm for lowering THD values is found to be 3.96% better compared to the other algorithms. The simulation results reveal that proposed hybrid approach becomes advantageous in terms of SHE and output voltage quality across various modulation indices. Experimental results verified that the proposed algorithm has been validated with a three-phase 11-level inverter application with a difference of approximately 1% compared to the simulation results.

Key Words: Teaching-learning based optimization (TLBO), whale optimization algorithm (WOA), selective harmonic elimination (SHE), multilevel inverter (MLI), total harmonic distortion (THD).

ÖZET

HİBRİT OPTİMİZASYON ALGORİTMASI TABANLI ÜÇ FAZLI ÇOK SEVİYELİ EVİRİCİLERDE THD AZALMASI

YABALAR, Mehmet Halil
Doktora Tezi, Elektrik ve Elektronik Mühendisliği
Danışman: Prof. Dr. Ergun ERÇELEBİ
Haziran 2024

85 sayfa

Bu çalışma, öğretim-öğrenme tabanlı optimizasyon (ÖÖTO) ile balina optimizasyon algoritmasını (BOA) birleştiren yenilikçi hibrit bir optimizasyon yaklaşımını, modifiye edilmiş azaltılmış anahtar topolojisi üç fazlı 11-seviyeli evirici için seçici harmonik eliminasyon (SHE) tekniği ile sunmaktadır. Bu hibrit strateji, harmonik azaltma ve hatlar arası voltajdaki toplam harmonik distorsiyon (THD) sorunlarını etkili bir şekilde ele almakta, anahtarlar açılarının optimal belirlenmesi yoluyla çıkış gücünün kalitesini önemli ölçüde iyileştirmektedir. Çalışma, SHE tekniği ile ilişkili doğrusal olmayan denklem setini çözmek için ÖÖTO ve BOA'dan yararlanmakta, klasik yöntemlerin yerel optimum çözümlere eğilimli ve başlangıç kontrol parametrelerine bağlı sınırlamalarının üstesinden gelmeyi amaçlamaktadır. MATLAB®/Simulink yazılım ortamında, hibrit ÖÖTO ile BOA yönteminin performansı simüle edilmiş ve THD değerlerini düşürmeye yönelik bu algoritmanın diğer algoritmalara göre 3.96% daha iyi olduğu bulunmuştur. Simülasyon sonuçları, önerilen hibrit yaklaşımın çeşitli modülasyon indekslerinde SHE ve çıkış voltajı kalitesi açısından avantajlı hale geldiğini ortaya koymaktadır. Deneysel sonuçlar, önerilen algoritmanın üç fazlı 11 seviyeli bir evirici uygulamasıyla simülasyon sonuçlarına göre yaklaşık 1% farkla doğrulanmış olduğunu sağlamaktadır.

Anahtar Kelimeler: Öğretim-öğrenme tabanlı optimizasyon (ÖÖTO), balina optimizasyon algoritması (BOA), seçici harmonik eliminasyon (SHE), çok seviyeli evirici, toplam harmonik distorsiyon (THD).



"Dedicated to my family"

ACKNOWLEDGEMENTS

I would like to thank my supervisor, Prof. Dr. Ergun ERÇELEBİ for his guidance and support throughout the study. I am thankful for his encouragement and motivation.

I would like to express my love and gratitude to my family for their support, always best wishes.



TABLE OF CONTENTS

	Page
ABSTRACT	v
ÖZET	vi
ACKNOWLEDGEMENTS	iv
TABLE OF CONTENTS	v
LIST OF TABLES	vii
LIST OF FIGURES	viii
LIST OF SYMBOLS	xi
LIST OF ABBREVIATIONS	xii
CHAPTER 1 INTRODUCTION	1
1.1 Introduction	1
1.2 Background	2
1.3 Problem Identification.....	7
1.4 Contributions of the Thesis	7
1.5 Objective	8
1.6 Thesis Methodology	8
1.7 Organization of the Thesis	8
CHAPTER 2 LITERATURE REVIEW	9
2.1 Related Work In The Literature	9
CHAPTER 3 DESIGN OF PROPOSED SYSTEM	15
3.1 Introduction	15
3.2 Reduced Switch Topology	15
3.3 Selective Harmonic Elimination Method	19
3.4 Analysis of Power Loss.....	24
3.4.1 Conduction Losses	24
3.4.2 Switching Losses	24
3.5 Overview of the Proposed Hybrid Optimization Algorithm.....	25
3.5.1 Teaching-Learning-Based Optimization.....	25

3.5.2 Whale Optimization Algorithm	27
3.5.3 Hybrid TLBO-WOA Optimization Algorithm	29
CHAPTER 4 SIMULATION RESULTS.....	32
4.1 Introduction	32
4.2 Simulation Setup	32
4.3 Simulation Validation.....	38
4.3.1 Case Study for Modulation Index 0.6	44
4.3.2 Case Study for Modulation Index 0.8	45
4.3.3 Case Study for Modulation Index 1.0	46
4.3.4 Case Study for RL Load	47
4.4 Summary	48
CHAPTER 5 EXPERIMENTAL RESULTS	49
5.1 Introduction	49
5.2 Hardware Implementation.....	50
5.2.1 Schematic Design.....	50
5.2.2 PCB Design.....	51
5.2.3 Experimental Setup Design.....	53
5.3 Experimental Validation.....	55
5.3.1 Experimental Case Study for Modulation Index 0.6	56
5.3.2 Experimental Case Study for Modulation Index 0.8	58
5.3.3 Experimental Case Study for Modulation Index 1.0	60
5.3.4 Dynamic Performance of the System	62
5.4 System Efficiency.....	63
5.5 Summary	65
CHAPTER 6 COMPARASION OF RESULTS.....	66
CHAPTER 7 CONCLUSIONS.....	68
7.1 Summary of Contributions	69
7.2 Recommendation for Future Works	69
REFERENCES.....	70
CURRICULUM VITAE.....	84

LIST OF TABLES

	Page
Table 3.1 Number of switches for 11-level inverter.	18
Table 3.2 Switching table of the proposed multilevel inverter.	21
Table 3.3 Pseudo Code of Hybrid TLBO-WOA	31
Table 4.1 Simulation and Optimization Parameters.....	32
Table 4.2 Results of TLBO-WOA with different modulation indexes.	40
Table 4.3 Results of algorithms for $m=0.6$	44
Table 4.4 Results of algorithms for $m=0.8$	45
Table 4.5 Results of algorithms for $m=1.0$	46
Table 5.1 Components used for experiment.....	49
Table 5.2 Given data for calculation efficiency.	65
Table 6.1 Results of comparative analysis for SHE problem ($m=0.6$).....	66
Table 6.2 Results of comparative analysis for SHE problem ($m=0.8$).....	66
Table 6.3 Results of comparative analysis for SHE problem ($m=1.0$).....	67
Table 6.4 Results of comparative analysis for simulation and experimental with harmonic contents.	67

LIST OF FIGURES

	Page
Figure 1.1 Classification of multilevel inverter topology [15].....	3
Figure 1.2 Classification of fundamental switching frequency techniques [17].....	4
Figure 1.3 SHEPWM techniques with different methods [30].....	5
Figure 3.1 Working principle of proposed design system.	15
Figure 3.2 Reduced switch 11-level MLI topology.	16
Figure 3.3 Modified reduced switch 11-level MLI topology.....	17
Figure 3.4 Switch counts versus output voltage levels.	18
Figure 3.5 Phase voltage output of the MLI staircase.....	20
Figure 3.6 Phase voltage output of the 11-level MLI staircase.....	21
Figure 3.7 Different switching states of the proposed multilevel inverter in positive half cycle and zero state.....	22
Figure 3.8 Different switching states of the proposed multilevel inverter in negative half cycle and zero state.	23
Figure 3.9 TLBO-algorithm flowchart.....	26
Figure 3.10 WOA-algorithm flowchart.....	28
Figure 3.11 Hybrid TLBO-WOA-algorithm flowchart.	30
Figure 4.1 Main block diagram of measurement three phase MLI with three phase load configurations Y connected.	33
Figure 4.2 Measurement voltage and current of line-to-neutral for Y connected..	33
Figure 4.3 Main block diagram of measurement three phase MLI with three phase load configurations Δ -connected.	34
Figure 4.4 Measurement voltage and current of phase for Δ connected.....	34
Figure 4.5 Block diagram of applying switching angles to SPWM circuit.	35
Figure 4.6 Modified reduced switch 11-level MLI for phase A.	35
Figure 4.7 Modified reduced switch 11-level MLI for phase B and C.....	36
Figure 4.8 Block diagram of generating PWM signals of Phase A.	37
Figure 4.9 Oscilloscope view of multiport output on Figure 4.8.	38

Figure 4.10	Simulink design to determine the THD for the optimal angles calculated by TLBO-WOA.	38
Figure 4.11	Convergence graph of optimization algorithms with population size of 100 population and 250 iterations.....	39
Figure 4.12	Optimized switching angles as a function of the modulation indices...	41
Figure 4.13	Gate signals of 11-level reduced switch MLI on Figure 3.3.	41
Figure 4.14	Zoom in gate signals of 11-level reduced switch MLI on Figure 4.13.	42
Figure 4.15	Zoom in gate signals of 11-level reduced switch MLI on Figure 4.13.	43
Figure 4.16	Line-to-line voltage output for m=0.6.	44
Figure 4.17	FFT analysis results of line voltage output for m=0.6.....	44
Figure 4.18	Line-to-line voltage output for m=0.8.	45
Figure 4.19	FFT analysis results of line voltage output for m=0.8.....	45
Figure 4.20	Line-to-line voltage output for m=1.0.	46
Figure 4.21	FFT analysis results of line voltage output for m=1.0.....	46
Figure 4.22	Output voltage and current of three-phase system with Δ -connected R load 120 Ω	47
Figure 4.23	FFT spectrum of line-to-line voltage with RL load R=120 Ω , L=100 mH, modulation index=1.0.	47
Figure 4.24	Output waveform of line-to-line voltage and current with RL load 120 Ω , 100 mH, modulation index=1.0.	48
Figure 5.1	Block diagram of the hardware setup.	49
Figure 5.2	Block diagram for each level of MLI.	50
Figure 5.3	Block diagram for H-bridge of MLI.	51
Figure 5.4	PCB layout of 11-level reduced switch MLI.	51
Figure 5.5	Front 3D view of power board.....	52
Figure 5.6	Top 3D view of power board.....	52
Figure 5.7	Back 3D view of power board.	52
Figure 5.8	Top view of a PCB with some components mounted in real life.	53
Figure 5.9	Photograph of the hardware setup.	54
Figure 5.10	Photograph of the experimental setup.	54
Figure 5.11	Photograph of the Texas Instrument TMS320F28335 experiment kit.	55
Figure 5.12	Gate signals of 11-level reduced switch MLI for experimental results.	55
Figure 5.13	Experimental line-to-line voltage output for m=0.6.	56
Figure 5.14	FFT spectrum for modulation index 0.6 with 120 Ω load.	56

Figure 5.15	Phasor diagram for modulation index 0.6 with 120 Ω load.....	57
Figure 5.16	Oscilloscope view of line-to-line voltage and current for m=0.6.....	57
Figure 5.17	Experimental line-to-line voltage output for m=0.8.....	58
Figure 5.18	FFT spectrum for modulation index 0.8 with 120 Ω load.....	58
Figure 5.19	Phasor diagram for modulation index 0.8 with 120 Ω load.....	59
Figure 5.20	Oscilloscope view of line-to-line voltage and current for m=0.8.....	59
Figure 5.21	Experimental line-to-line voltage output for m=1.0.....	60
Figure 5.22	FFT spectrum for modulation index 1.0 with 120 Ω load.....	60
Figure 5.23	Phasor diagram for modulation index 1.0 with 120 Ω load.....	61
Figure 5.24	Oscilloscope view of line-to-line voltage and current for m=1.0.....	61
Figure 5.25	Dynamic load change from R=120 Ω to R=40 Ω	62
Figure 5.26	Dynamic load change from R=40 Ω to R=120 Ω	63

LIST OF SYMBOLS

α	Alfa
β	Beta
Ω	Ohm
π	Pi
θ	Theta
C	Capacitor
L	Inductance
F	Fahrad
H	Henry
P	Active Power
Q	Reactive Power
V	Voltage
I	Current
W	Watt
N	Number of Level
m	Modulation index
V_{DC}	DC Voltage
Hz	Hertz
V_{in}	Input Voltage
I_{in}	Input Current
V_L	Line Voltage
I_L	Line Current

LIST OF ABBREVIATIONS

TLBO	Teaching Learning Based Optimization
WOA	Whale Optimization Algorithm
SHE	Selective Harmonic Elimination
MLI	Multilevel Inverter
MI	Modulation Index
EMI	Electromagnetic Interference
PV	Photovoltaics
HVDC	High Voltages Direct Current
FACTS	Flexible AC Transmission Systems
DC	Direct Current
AC	Alternative Current
PWM	Pulse Width Modulation
SPWM	Sinusoidal Pulse Width Modulation
SVPWM	Space Vector Pulse Width Modulation
NPC	Neutral Point Clamped
FC	Flying Capacitor
CHB	Cascaded H-Bridge
NSVC	Nearest Space Vector Control
NLC	Nearest-Level Control
CHBMLI	Cascaded H-Bridge Multilevel Inverter
SHEPWM	Selective Harmonic Elimination PWM
NM	Numerical Methods
AM	Algebraic Methods
EA	Evolutionary Algorithms
NR	Newton Raphson
mDOA	Modified Dingo Optimization Algorithm
BWOA	Black Window Optimization Algorithm
GWOA	Grey Wolf Optimization Algorithm

JSOA	Jumping Spider Optimization Algorithm
MGWOA	Modified Grey Wolf Optimization Algorithm
MAO	Mexican Axolotl Optimization
CGO	Chaos Game Optimization
COOT	Coot Bird Algorithm
GEO	Golden Eagle Optimizer
HHO	Harris Hawks Optimization
UPS	Uninterrupted Power Supply
PSO	Particle Swarm Optimization
PID	Proportional-Integral-Derivative
GA	Genetic Algorithm
PDM	Pulse Duration Modulation
NSPWM	Near State Pulse Width Modulation
IWOA	Improved Whale Optimization Algorithm
MWOA	Modified Whale Optimization Algorithm
SOP	Synchronous Optimal Pulse
SVC	Space Vector Control
FFT	Fast Fourier Transform
PCB	Printed Circuit Board
DSP	Digital Signal Processor
MOSFET	Metal-Oxide-Semiconductor Field-Effect-Transistor

CHAPTER 1

INTRODUCTION

1.1 Introduction

Power Electronics engineers have paid more attention to MLI in upcoming years. Generally MLI is used to minimize THD in output waveform without minimizing inverter power output. Major advantage of MLI compared to 2-level inverters are: reduced THD, minimization of dv/dt stresses, high power quality, reduced switching losses, low rating of power semiconductor switches, electromagnetic capacity [1], minimized switching frequency, minimization of EMI, voltage device analysis, high efficiency and interfacing renewable energy resources like PV to electric power grid [2]. The benefits improves practicality of MLI over industrial applications like High voltage direct current (HVDC), FACTS devices, micro grids, distributed generation. Generally MLI is categorized into 3 types: cascaded MLI, diode clamped MLI, flying capacitor MLI. Based on source values these inverters have been classified to asymmetric and symmetric configuration. DC voltage sources which are utilized in MLI consist of renewable energy sources, capacitors and batteries. Whole DC sources have been equal in symmetric topology. Whereas asymmetric topology includes DC sources with various values. With defined number of switches in asymmetric MLI produce larger number of steps in output voltage compared to symmetric one. MLI's stepwise output voltage has been composed from numerous DC voltage source. By enhancing count of output voltage steps in MLI which reduces THD of output voltage. These levels have been confined by factors like voltage clamping, circuit layout and voltage unbalance. There are numerous study discussed to enhance quality of output waveform and to reduce THD because of significance of THD. Switching strategy attracts performance of multilevel converters. Various modulation techniques has been used to enhance output voltage waveform quality. Most popular switching strategies are PWM (Pulse Width Modulation), Space Vector modulation, SPWM (sinusoidal PWM), SHE, reduction of THD and optimal reduction of THD.

Previously multilevel inverters has been introduced by Nabaei especially for three phase inverters with intention to reduce harmonics of switching frequency and amplitude. Nabaei separates DC source which have ultra-capacitors, fuel cell, solar cells which are used with MLI. These kind of DC sources have potential to develop suitable voltage waveforms. General controller of MLI are sinusoidal pulse width modulation (SPWM) and space vector pulse width modulation (SVPWM), used to adjust waveform of output voltage and to eliminate unwanted harmonics. Previously, PWM wouldn't eliminate THD of multilevel inverters mainly for low order harmonics [3]. However, optimum of switching angles in removing particular lower order dominant harmonics could be handled with implementation of SHE. Newton Raphson algorithm utilize real time computation of switching depending on chosen harmonic elimination for MLI. This method needs suitable computation time with equal DC sources of multilevel inverter applications. Issue of equal DC sources in MLI could be resolved with support of hybrid algorithm. The hybridization of the Teaching-Learning-Based Optimization (TLBO) and the Whale Optimization Algorithm (WOA) is a novel conceptual contribution. This hybrid algorithm has been developed to effectively address the challenges encountered in reducing Total Harmonic Distortion (THD).

1.2 Background

The vast proliferation of renewable energy technologies in recent years has created a vital need for innovative power conversion systems capable of transforming the electrical output from these sources into forms suitable for various types of loads [4], [5]. Among the power electronic devices available for such conversions, inverters stand out due to their ability to convert direct current (DC) power into alternating current (AC) with desired electrical characteristics [6]. This phenomenon has significantly boosted the development of power electronic converter topology, particularly the MLIs since their discovery in 1975 [7]. Multilevel inverters (MLIs), specific type of inverters, have been at the forefront of technological advancement thanks to their capacity to generate a staircase output waveform synthesized at different voltage levels [8]. This output is mainly controlled by the accurate angle switching of the MLI power switching devices [9]. Known for their superior electromagnetic compatibility, high power quality, low switching losses, and reduced total harmonic distortion, so MLIs are commonly used use in industrial drivers,

compensators, medium and high voltage inverters, as well as interfaces to renewable energy systems [8], [9]. One distinct advantage of MLIs is the use of separate DC sources, which proves highly beneficial for applications in fuel cells and photovoltaic arrays [7]. Further categorization of MLIs yields three primary configurations: cascaded H-bridge, diode clamped, and capacitor clamped inverters. Among these, cascaded H-bridge inverters are noted for their structure of series connected H-bridge cells, where the sum of each cell's voltage is utilized to generate the desired output waveform [10], [11].

In recent years, multilevel converters have garnered significant attention, leading to the introduction of new topologies with various control algorithms[7]. Figure 1.1 illustrates the three fundamental topologies of MLIs. A primary drawback of the neutral point clamped (NPC) topology is the unequal voltage distribution between series-connected capacitors, which results in an imbalance in the dc-link capacitor and requires a large number of clamping diodes for higher voltage levels. In the flying capacitor (FC) MLI and stacked MLI [12], [13], flying capacitors serve as clamping devices. Compared to NPC converters, FC-MLI topologies offer several advantages, such as redundant phase leg states and transformerless operation, which help distribute switching stress uniformly across semiconductor switches [14]. However, these converters need a substantial number of storage capacitors for numerous voltage steps.




Figure 1.1 Classification of multilevel inverter topology [15].

Among conventional topologies, the cascaded H-bridge (CHB) topology is the most widely used due to its simplicity, modular structure, and reduced component

requirements. The CHB-MLI produces a staircase sinusoidal AC output voltage because of the separate DC sources it employs. To enhance the performance and quality of the output power of MLIs, various controlling techniques are used. The operation of MLIs, based on control and modulation schemes, is divided into two categories: (a) high switching frequency modulation and (b) low or fundamental switching frequency modulation. Operating the inverter at a high switching frequency lead to significant power loss in the switches [16]. Therefore, the fundamental switching frequency scheme is preferred for high power utilities to minimize switching-associated power loss. Figure 1.2 categorizes fundamental switching frequency modulation strategies.




Figure 1.2 Classification of fundamental switching frequency techniques [17].

Despite the advancements in MLI design and structure, a continuous effort is in progress to reduce the harmonic content of MLIs [18]. Harmonic reduction, an essential aspect of an MLI's operation, largely depends on the modulation strategy chosen to control the inverter [19]. On the other hand, SHE [20]-[22] is a pulsed width modulation (PWM) control strategy aimed at suppressing low-order harmonics by determining the angles to control the switching sequence of the MLI power semiconductor devices [23], [24]. However, the search for an efficient and effective algorithm to solve every optimization problem in engineering and research fields always remains as a complex endeavour [25]. Among the variants of MLI, the Cascaded H-Bridge Multilevel Inverter (CHBMLI) stands out for its modular and simple structure [6]. The number of levels in CHBMLI is defined by the expression $(2s+1)$ where s represents the number of single-phase full-bridge inverters controlled with the use of either high or low-frequency PWM techniques [10]. However, the use of high frequency switching techniques in CHBMLI can result in power losses,

attributed to the numerous switching devices involved [23], [24]. To mitigate this issue, the Selective Harmonic Elimination Pulse Width Modulation (SHEPWM) method, a low-frequency modulation strategy has been used to eliminate undesired lower harmonics effectively [19]. Despite the growing prominence of SHEPWM, solving the transcendental equations required by these methods become a daunting task due to their complexities [25], [26]. This necessitates the development of fast and efficient algorithms capable of providing solutions [27]. Current methods used for solving the SHEPWM problem can be categorized into three main types: numerical methods (NMs), algebraic methods (AMs), and evolutionary algorithms (EAs) or bio-inspired methods [28], [29].




Figure 1.3 SHEPWM techniques with different methods [30].

In NMs, the Newton Raphson (NR) technique is utilized for solving SHE equations, offering precise and promising solutions [31]. However, these require an initial guess and may fall into local optima, risking sub-optimal outcomes.

AMs like the method of resultant theory has been discussed for optimized switching angles [32], not requiring initial guesses unlike numerical methods. However, their increased complexity and computational needs at higher inverter levels limit their use in advanced harmonic elimination.

The search for optimization solutions has led to the development of numerous Eas or bio-inspired methods [33]. However, despite their benefits, most of them fail in ensuring a balance between exploration and exploitation, which is primarily vital for effective convergence of optimization [34]. Consequently, the need for algorithms that provide a global solution rather than focusing on one specific region has become increasingly prominent [35].

Considering the challenges posed by the non-linear equations associated with the SHEPWM formulation, a variety of iterative, stochastic, and metaheuristics methods have been utilized [36]-[41]. In the recent algorithms including the Modified Dingo Optimization Algorithm (mDOA) [38], Black Window Optimization Algorithm (BWOA) [42], Grey Wolf Optimization Algorithm (GWOA) [38], Jumping Spider Optimization Algorithm (JSOA) [28], Modified Grey Wolf Optimization Algorithm (MGWOA) [43], Mexican Axolotl Optimization (MAO) [44], Chaos Game Optimization (CGO) [45], Coot Bird Algorithm (COOT) [46], Golden Eagle Optimizer (GEO) [47], and Harris Hawks Optimization (HHO) [48] have gained significant favour due to their proficiency in finding local optima and circumventing stagnation points [17], [49]-[53]. Despite the success of individual metaheuristics methods like the Teaching-Learning Based Optimization (TLBO), Whale Optimization Algorithm (WOA), and others, none of them are free of limitations and constraints [54]. For instance, these methods might provide optimal results for one specific application while failing to find the global optimum in other applications [55].

While WOA excels in exploration, it may suffer from excessive exploration and insufficient exploitation, leading to suboptimal results in certain scenarios. To address

this limitation, it has been combined the strengths of TLBO and WOA to create a hybrid optimization algorithm that capitalizes on their complementary characteristics. In this context, the necessity for a hybrid approach becomes inevitable, which integrates different algorithms to harness their respective strengths while reducing their limitations [56].

Thus, this study introduces a hybrid optimization methodology incorporating the TLBO and the WOA for SHE in a three-phase 11-level MLI with modified reduced switch topology [57]. This hybrid method has been implemented in MATLAB®/Simulink environment and applied to experimental prototype for seeking to offer a versatile and efficient solution to the challenge of harmonic minimization in MLIs [58]. The primary goal of this study is to improve the output power quality on the line-to line voltage of the MLI by optimally determining the switching angles and reducing lower-order harmonics, thus enhancing the efficiency of renewable energy systems [59].

1.3 Problem Identification

- The multilevel inverters have been used to decrease the harmonic distortion in the output waveform without decreasing the inverter power output.
- It has been calculated the switching angles in term of time for each level.
- For each level (V_{dc} , $2V_{dc}$, $3V_{dc}$, $4V_{dc}$, $5V_{dc}$) contains the θ_1 , θ_2 , θ_3 , θ_4 , θ_5 .
- The THD depends on the switching angle, by manual calculation of switching angle is not effective and THD will not be reduced.
- Implementing the optimization technique to adjust the switching angle in order to minimize the total harmonic distortion (THD).

1.4 Contributions of the Thesis

- Auxiliary switch MLI minimize number of switches compared to cascaded MLI and also gives better result than cascaded MLI.
- Hybrid TLBO-WOA optimization algorithm with auxiliary switch MLI works efficiently in a way to resolve optimization issues.

1.5 Objective

- To minimize THD value hybrid TLBO-WOA optimization algorithm is used.
- To reduce number of switches, auxiliary switch MLI is used instead of cascaded MLI.
- PWM is designed without triangular wave with use of reference magnitude PWM technique.

1.6 Thesis Methodology

The methodology used is as follows:

- Offline calculation of optimal switching angles.
- Develop 11-level modified reduced switch three phase MLI circuit using MATLAB®/Simulink.
- Develop SPWM circuit for generating all gate signals of three phase MLI using offline calculation parameters.
- Simulation model validation and testing.
- Implementation of hardware design of 11-level three phase MLI.
- Programming Texas Instruments®-TMDS-DOCK-28335 digital signal processor directly from MATLAB®/Simulink via C2000 feature for PWM gate signals as hardware.
- Observe the circuit behaviour under dynamic load test.
- Obtain results and compare three results with other algorithm methods.

1.7 Organization of the Thesis

Chapter 1: mentions the generic introduction, background, problem identification, contribution of the thesis, objective, and thesis methodology.

Chapter 2: presents the previous studies concerning thesis work.

Chapter 3: represents the design of proposed system which are detailed reduced switch topology, selective harmonic elimination, analysis of power loss, and hybrid optimization algorithm for this thesis.

Chapter 4: analyzes simulations and results.

Chapter 5: contains hardware implementation and experimental results.

Chapter 6: compares of the results with other methods.

Chapter 7: concludes the thesis work.

CHAPTER 2

LITERATURE REVIEW

2.1 Related Work In The Literature

In this study, [60] Proposed a BDCLCRV MLI (Boost DC-Link based Reversing Voltage Multilevel Inverter) for applications of UPS (Uninterrupted Power Supply). Comparative analysis of the proposed system has been made with the traditional methods. The results have shown that the proposed system has used only limited switches and is more suitable for power converters utilised in UPS. Thus the proposed system has been found to show better results in terms of efficiency, reliability, cost reduction, performance and size of the inverter and requires only few resources to lower the THD (Total Harmonic Distortion) operation. In addition, [61] utilised a tuning algorithm called PSO-PID for Micro-grid system with respect to 15-level smart inverter topology. Simulation has been carried out to determine the efficiency of the system. The results obtained via simulation has been analysed and it has been found that the proposed system has been more appropriate for micro-grid system thereby obtaining a good power quality and carefully managing the co-energy. Moreover, [62] employed a modified PSO (Particle Swarm Optimisation) algorithm in the proposed 6S-7L MLI (Six Switch-Seven Level Multilevel Inverter) for eliminating the selective harmonics. Analysis has been performed by comparing the proposed algorithm with two frequently utilised PSO variants. The analytical results have shown that the modified PSO algorithm is more appropriate for the proposed system. Simulation has been performed to assess the performance of the proposed system. In the near future, the proposed topology's single-phase and three-phase design can be prolonged to various levels for several applications. Here [63] demonstrated a modified PWM (Pulse Width Modulation) for MLI optimization on the basis of Differential Evolution (DE) algorithm for THD reduction. Best angle shift, frequency and amplitude have been exhibited via the optimization process. Simulation has been performed through the use of resistive load and single-phase NPC (Neutral Point Clamped) MLI. Results have shown that the proposed system performs better in THD reduction.

Consequently, [64] suggested an optimized GA (Genetic Algorithm) method for THD minimization with respect to cascaded H-bridge MLI. A five-level inverter has been simulated in MATLAB® (Matrix Laboratory) and comparison of THD has been performed between optimization and step modulation method. Thus through the proposed system, THD reduction has been achieved. Similarly [65], [66] utilized PDM (Pulse-Duration Modulation) for modelling asymmetric cascaded MLI with minimum switches. Simulation has been performed to evaluate the proposed system's performance. Results have showed that the circuit complexity and overall cost has been reduced effectively through the proposed system. Minimum THD has also been achieved through the proposed technique. This study [67], [68] Proposed a PSO method to obtain switching angle optimisation and to mitigate the non-triplen harmonics effect from H-bridge Cascaded MLI. Simulation has been implemented to evaluate the performance of the proposed method. The obtained results have shown that the proposed technique provides better results than the existing techniques by producing less THD. Despite that more research has to be conducted regarding the proposed system for THD reduction and to progress the quality of output voltage of a MLI. In the same way [69] aimed for THD reduction in a MLI through the use of enhanced PWM method. Simulation has been made to determine the productivity of the proposed system. The results showed that harmonics have been reduced efficiently along with less arithmetic computation via the use of the proposed technique. Another method called utilized pattern search has been utilized for cascaded H-bridge inverter to lower THD. Switching angles has also been calculated to achieve minimum THD. Simulation has been performed for various levels of H-bridge MLI via the use of MATLAB®. Analysis has been carried for motor load, resistive-inductive load and THD of current and voltage for resistive load. Thus effective results have been obtained from the proposed method. Thus THD has been reduced through the pattern search algorithm [70]. Additionally, [71], [72] examined the structure and functioning of asymmetrical and symmetrical MLI with minimum number of switching components. Simulation has been undertaken to assess the performance of the system. The results showed that the semiconductor losses has been reduced and THD has been minimised. Thus through the use of proposed system, the voltage level obtained as output can be maintained even with minimum switching devices. Similarly [73] developed an optimized switching angle and DC source magnitude with PSO algorithm for THD minimization of MLI. The proposed system has been analysed.

Simulation has been carried out with a seven-level inverter to validate the proposed method's efficiency. The proposed system has also been compared with other traditional methods. Results obtained from comparative analysis has showed that the proposed system outperformed other traditional methods in THD minimization.

Furthermore surveyed various MLIs with respect to harmonic optimization: various optimization methods discussed in this paper includes PSO, biography based algorithm, fuzzy logic controller and GA (Genetic algorithm). Thus a comparative analysis of various algorithms have been made [74]. Furthermore proposed a MLI topology for grid integration of renewable energy. Comparative analysis has been made by comparing the proposed and traditional methods. The comparative results have showed that the proposed system minimizes the power switches and related gate driver circuits [75]. Likewise [76] developed a Z source cascaded MLI for harmonic reduction in the output voltage. Simulation was undertaken with various PWM methods to determine the productivity of the proposed method. Thus the results showed that the proposed system had better percentage in THD reduction. Moreover [77] suggested NSPWM (Near State PWM) for executing in dual-inverter fed in order to minimise THD. Experiment has been conducted and simulation has been undertaken. The results has showed that efficient reduction of THD has been achieved through the proposed method. Another method called Sinusoidal tracking algorithm has been employed with an improved H-bridge MLI to achieve minimum THD, switching losses and conduction. The proposed system was simulated in MATLAB and efficient results were obtained through the proposed algorithm [78].

In this study, [79] introduced solution to eliminate THD in MLI with help of (IWOA) improved WOA. IWOA is one of nature inspired optimization algorithm. It utilize new diffusion process with use of random walk method and additionally use a ranking system to examine optimum solution to reduce THD. Moreover, reduction of THD is done through 9 different metaheuristic algorithms for comparative analysis and investigation. Chosen algorithm with IWOA was tested on single phase five and seven level cascade H-Bridge MLI for different performance parameter like speed of convergence, computational efficiency and consistency. Result illustrated that proposed algorithm excels 9 algorithm and also effective method for THD reduction for modulation index (MI) in 0 to 1 range.

This research focused on [80] minimization of THD in multilevel inverter is tedious optimization issue. To overcome this issue, this study deals with THD elimination in cascaded MLI for equal DC supply with use of new WOA. The main intention of this study was to determine good combination of switching angles to reduce lower order harmonics and also minimize THD. Proposed WOA was used with 11 level cascaded H-bridge MLI. Results express that WOA provides best result compared to other technique. This study introduce modified WOA (MWOA) for elimination of harmonic in 3 phase 11-level hybrid cascaded MLI. Proposed MWO enhances rate convergence rate compared to traditional WOA. This is attained by enhancing exploration features of traditional WOA. SHE and PWM was used over MWOA to generate optimal switching angles of MLI in a way to remove lower-order harmonics like thirteenth, eleventh, sixth and fifth from output voltage [81]. In proposed work, capacitor voltage was balanced even though at higher modulation indices with use of existing switching states of MLI. This proposed work suits low switching frequency. Experiments was conducted on 1.5kw prototype and result express that proposed MWOA was most accurate and efficient than other existing algorithm [82].

Further, introduced novel single phase MLI with WOA dependent switching method. Proposed MLI needs only minimum number of power semiconductor devices when compared with significant MLI. Proposed work excels current optimization methods in terms of MLI performance, computational overheads and rate of convergence. Simulation was performed to evaluate performance of proposed work and result proved its efficiency. THD is most significant factor to analyse harmonic contents of waveforms. This research focus on minimization of THD with suitable switching scheme. Line voltage reduction of THD is one of significant need from load. TLBO algorithm was utilized to acquire best switching angles in a way to minimize line voltage THD. Results illustrate that TLBO proved in efficiency in minimization of line voltage THD compared to other traditional techniques [83]. Introduced effective switching scheme to reduce line voltage THD value of MLI. THD reduction was switching scheme utilized in applications like electrical drives, AC transmission system, etc. with use of THD reduction DC link values were set to pre-define values in a way to optimize THD. This research introduced TLBO to resolve optimization issues. Here line voltage THD was reduced and compared with existing research with

Genetic algorithm (GA). Comparison result proved that TLBO was more efficient than GA in resolving optimization issues [84].

This study [85] introduced optimization technique for THD minimization in cascade MLI with use of TLBO. Main intention of using SHE was to remove low order harmonics by resolving non-linear equation and reaches optimal solution, while fundamental component was satisfied. Here, in one side optimal DC source was investigated to achieve goal of SHE and on other hand other optimization techniques was considered for comparison. TLBO was introduced to give good result for SHE compared to GA, harmony search, artificial bee colony. For comparison 15, 9 and 5 level MLI was selected and for optimization MATLAB was used. Result proved that TLBO was more efficient than other optimization algorithms. This research [86] studied minimization of THD in output voltage of MLI. Correct choosing of switching angles minimize THD in MLI. Here TLBO was utilized to predict optimum switching angle in a way to develop preferred voltage value with least possible THD. Experiments was performed on various 7-level MLI and compared with GA. Results proved benefits of this proposed work. This research [87] concentrates on level shifted and phase shifted PWM depending on cascaded MLI. It provide numerous benefits compared to traditional three phase bridge MLI in terms of high efficiency, smaller rating, low electromagnetic interference and minimized dt/dv stress. Here proposed technique was modelled with 13 level cascaded MLI with use of level and phase shifted PWM in a way to provide minimum THD. Results proved possibility of proposed work.

In this work [88], non-linear SHE in three phase cascaded MLI with unequal DC sources were solved by using TLBO algorithm to choose optimum switching angle to reduce THD. Experiments was performed on various values of MI to receive value of THD. The obtained THD value was least compared to other optimization methods. For the THD minimization in cascaded multilevel inverter (CMLI), the PSO algorithm application is examined. For the 5 and 7 level inverter the simulation has performed in this study in which PSO is utilized to eliminate harmonics. Nearer to numerical method, the results is obtained and also PSO converges rapidly. Related with 5 level, THD is minimized for the 7 level inverter. The fifth and seventh harmonics magnitude are smaller among the modulation indexes in 0.7 – 0.8 ranges. By switching angle

increased with increasing CMLI level the proposed study is extended. More number of harmonics have been minimized when switching angles are increased [89]. The THD and low-order selective harmonics reduced by the multilevel voltage source invertors and Salp optimization algorithm. The THD percentage magnitudes and selective harmonics are illustrated based on the proposed simulation outcomes. The lower THD value and rapid convergence rate are evaluated in this study [90]. The invertors with realistic, unequal and justifiable DC sources have been considered in this study. Using evolutionary algorithm the switching angles and DC voltages has to utilize to reduce the THD level. For the optimization issues, the LSHADE-EpSin is developed which is the Differential Evolution (DE) advanced form. In successive generations, this proposed technique used to control evolutionary algorithm parameters and also to enhance the additional adaptation method. For invertors at higher level this proposed algorithm is executed [91]. By output voltage level increasing, the THD is reduced and better voltage waveform is obtained. The switching angles are found by the PSO and GA in order to obtain the minimum THD. The various modulation indices of 27 level inverter have been utilized in this study. Less THD is observed in this study [92].

CHAPTER 3

DESIGN OF PROPOSED SYSTEM

3.1 Introduction

This section provides a comprehensive examination and comparison of the modified reduced switch count topology with other reduced switch topology and the traditional cascaded H-Bridge. Also, this section outlines the selective harmonic reduction method used for the suggested topology. Additionally, this section provides an analysis of power loss and an overview of the hybrid optimization algorithm. Figure 3.1 shows the working principle of proposed design 11-level three phase MLI.




Figure 3.1 Working principle of proposed design system.

3.2 Reduced Switch Topology

The number of switches needed in a traditional single-phase cascaded multilevel inverter is determined by the following expression (3.1):

$$k = 2(l - 1) \tag{3.1}$$

where “ k ” represents the required number of switches and “ l ” corresponds to the number of levels in the multilevel inverter. The reduced switch topology calculates the count of switches in the single-phase multilevel inverter in accordance with (3.2):

$$k = l + 3 \quad (3.2)$$

Figure 3.2 presents the design of an 11-level MLI with a reduced switch. This inverter is linked to a cascaded basic unit that inverts the waveform alternately to achieve positive, zero, negative levels. Notably, the design eliminates the requisite for additional clamping diodes or voltage balancing capacitors by utilizing isolated DC power supplies. Clamping diodes and capacitors help in balancing the voltage across each level of the inverter unless isolated DC power supplies used.




Figure 3.2 Reduced switch 11-level MLI topology.

Figure 3.3 shows the design of an 11-level MLI with a modified reduced switch. This design has two switches less. The number of switches needed in a modified reduced switch topology is determined by the following expression (3.3):

$$k = l + 1 \quad (3.3)$$




Figure 3.3 Modified reduced switch 11-level MLI topology.

Furthermore, it also allows for adjustable output voltage levels. Switching losses are minimized by activating and deactivating the switching devices only once in each cycle. During the time interval $0 < t < (T/2)$, switches S'_1, S'_2 are simultaneously ON, generating the positive half of the output voltage waveform V_L . Conversely, in the interval $(T/2) < t < T$, the turning ON of switches S'_3, S'_4 results in the negative half of the output voltage waveform $-V_L$. The output phase voltage in this proposed topology is characterized by (3.4):

$$l = 2s + 1 \quad (3.4)$$

where “ l ” signifies the quantity of levels and “ s ” represents the requisite quantity of DC sources. In a standard cascaded MLI setup, the quantity of DC voltage sources is needed to match the number of output phase voltages. Figure 3.4 presents a comparative analysis of the number of switches required in a conventional cascaded MLI against the number of switches required in the proposed topology. Figure 3.4 also shows that the proposed topology requires fewer switches to achieve “ l ” level voltages in the output. This is a great advantage in terms of a reduction in both the installation space and the quantity of gate drivers needed [93]. For instance, the generation of a single-phase output voltage with $l = 11$ levels: the proposed topology necessitates the use of 12 switches, whereas a conventional cascaded H-bridge multilevel inverter would require 20 switches and other reduced switch topology would require 14 switches.




Figure 3.4 Switch counts versus output voltage levels.

Table 3.1 shows that number of components per phase for different 11-level inverter topologies and three phase.

Table 3.1 Number of switches for 11-level inverter.

#	Configuration	Number of switches per phase	Number of switches for three phase
1	Cascaded H-Bridge	20	60
2	Reduced Switch	14	42
3	Modified Reduced Switch	12	36

MLIs make use of variety of modulation methods, broadly divided into two categories based on their switching frequencies as high or low frequency values. High frequency switching approaches including space vector pulse width modulation (SVPWM) and sinusoidal pulse width modulation (SPWM), typically require multiple commutating semiconductor switches throughout each cycle of the output voltage waveform.

On the other hand, low switching frequency schemes including SHE, synchronous optimal pulse width modulation (SOP), and space vector control (SVC) [94], typically involve only one or two commutations per cycle. The primary benefits of low frequency switching schemes are their minimal switching losses, reduced need for filtering components, and absence of harmonic interference. These advantages make these techniques particularly well-suited for high-voltage applications [20], [95].

In this study, low frequency switching has been applied with selective harmonic elimination method for less switching losses. The fundamental frequency and switching frequency are 50 Hz.

3.3 Selective Harmonic Elimination Method

In the design of cascaded H-bridge inverters, the staircase-like voltage output is derived from the cumulative addition of each DC source voltage (V_{dc}) across individual H-bridge cells (m), with the count of these cells (m) equating to the number of sources (s). This design establishes a relationship between the number of levels (n) and sources, expressed mathematically as $2s + 1$. Figure 3.5 demonstrates a behavioural comparison between an idealized single-phase sine voltage waveform ($f(t)_V$) and the corresponding staircase voltage output of a multilevel inverter over a period (T). In this setup, the peak phase voltage matches sV_{dc} voltage, and the defined angles, which are calculated for quarter-wave symmetry, adhere to the following criteria (3.5):

$$0^\circ \leq \alpha_1 \leq \alpha_2 \leq \dots \leq \alpha_{(s-1)} \leq \alpha_s \leq 90^\circ \quad (3.5)$$




Figure 3.5 Phase voltage output of the MLI staircase.

Utilizing Fourier analysis [23], [96], on the MLI staircase output depicted in Figure 3.5 can be characterized in the following (3.6):

$$f(t)_V = \begin{cases} \frac{4V_{dc}}{n\pi} [\cos(n\alpha_1) + \dots + \cos(n\alpha_n)], & \text{for odd } n \\ 0, & \text{for even } n \end{cases} \quad (3.6)$$

SHE focuses on removing low-order harmonics while maintaining the fundamental component at a specified amplitude. In a three-phase connected system similar the one treated in this study; the triplen harmonic contents are naturally nullified on the line-to-line voltage due to the implementation of a balanced three-phase system [13], [97], [98], [99]. Consequently, (3.6) is solved to exclude the fifth, seventh, eleventh, and thirteenth order harmonics, ensuring that the amplitude of the fundamental component remains constant at M . For this reason, (3.6) can be reformulated as expressed in (3.7):

$$\begin{aligned} \cos(\alpha_1) + \cos(\alpha_2) + \dots + \cos(\alpha_5) &= M \\ \cos(5\alpha_1) + \cos(5\alpha_2) + \dots + \cos(5\alpha_5) &= 0 \\ \cos(7\alpha_1) + \cos(7\alpha_2) + \dots + \cos(7\alpha_5) &= 0 \\ \cos(11\alpha_1) + \cos(11\alpha_2) + \dots + \cos(11\alpha_5) &= 0 \\ \cos(13\alpha_1) + \cos(13\alpha_2) + \dots + \cos(13\alpha_5) &= 0 \end{aligned} \quad (3.7)$$

where

$$M = \frac{V_l \times \pi}{4 \times s \times V_{dc}} \quad (3.8)$$

M is known as the modulation index within the range of $0 < M \leq 1$ and V_l represents the desired fundamental component [100]. Under the constraints outlined in Equation 3.5 and 3.7 can be reformulated as an optimization problem [23], [101] in (3.9):

$$\begin{aligned} \min f(\alpha_1, \alpha_2, \alpha_3, \alpha_4, \alpha_5) = & \left[\sum_{i=1}^5 \cos(\alpha_i) - M \right]^2 + \left[\sum_{i=1}^5 \cos(5\alpha_i) \right]^2 + \\ & \left[\sum_{i=1}^5 \cos(7\alpha_i) \right]^2 + \left[\sum_{i=1}^5 \cos(11\alpha_i) \right]^2 + \left[\sum_{i=1}^5 \cos(13\alpha_i) \right]^2. \end{aligned} \quad (3.9)$$




Figure 3.6 Phase voltage output of the 11-level MLI staircase.

Upon presenting the definition of the objective function or fitness function, and before introducing the analysis of power loss and Hybrid TLBO-WOA in detail in the next section, the states of staircase voltage have been shown in Figure 3.7 and 3.8. All steps in Figure 3.6 have been described as switches ON or OFF in Table 3.2. Figure 3.7 (i) and Figure 3.8 (vii) are zero-state. Figure 3.7 (ii)-(vi) are positive cycle and Figure 3.8 (viii)-(xii) are negative cycle of output.

Table 3.2 Switching table of the proposed multilevel inverter.

#	Output	S_1	S_3	S_5	S_7	S_2	S_4	S_6	S_8	S'_1	S'_2	S'_3	S'_4
i	0	0	0	0	0	0	0	0	0	0	0	0	0
ii	V_{dc}	0	0	0	0	1	1	1	1	1	1	0	0
iii	$2V_{dc}$	1	0	0	0	0	1	1	1	1	1	0	0
iv	$3V_{dc}$	1	1	0	0	0	0	1	1	1	1	0	0
v	$4V_{dc}$	1	1	1	0	0	0	0	1	1	1	0	0
vi	$5V_{dc}$	1	1	1	1	0	0	0	0	1	1	0	0
vii	0	0	0	0	0	0	0	0	0	0	0	0	0
viii	$-V_{dc}$	0	0	0	0	1	1	1	1	0	0	1	1
ix	$-2V_{dc}$	1	0	0	0	0	1	1	1	0	0	1	1
x	$-3V_{dc}$	1	1	0	0	0	0	1	1	0	0	1	1
xi	$-4V_{dc}$	1	1	1	0	0	0	0	1	0	0	1	1
xii	$-5V_{dc}$	1	1	1	1	0	0	0	0	0	0	1	1




Figure 3.7 Different switching states of the proposed multilevel inverter in positive half cycle and zero state.




Figure 3.8 Different switching states of the proposed multilevel inverter in negative half cycle and zero state.

3.4 Analysis of Power Loss

In a multilevel inverter (MLI), two types of losses occur when the power electronic switches operate:

- a. Conduction losses
- b. Switching losses

Conduction losses occur when the switch is conducting and current flows through it. This current flow leads to a significant rise in temperature. If the temperature is not properly managed, the device can overheat and burn out, potentially damaging the circuit. Therefore, analyzing power loss or thermal loss is crucial. The switching losses are further divided into two categories: turn-on losses and turn-off losses. These losses are significant because they impact the dv/dt rating. Understanding these losses, along with their calculation expressions, is essential for efficient MLI operation [102].

3.4.1 Conduction Losses

Conduction loss can be defined as the loss that occurs when a power electronic device is in conduction mode. For a specific MOSFET and diode, this loss can be calculated using the following formula (3.10):

$$P_{C,loss} = \sum_{all\ components} I_{C,ON}^2 \times R_{int} \quad (3.10)$$

where $I_{C,ON}$ is the current flowing during conduction, and R_{int} represents the internal resistance of the component, such as an MOSFET and diode.

3.4.2 Switching Losses

Switching loss (P_S) refers to the power dissipated during the turn-ON and turn-OFF events of the MOSFET and diode. These turn-ON and turn-OFF losses are proportional to the switching frequency and can be expressed as follows (3.11), (3.12):

$$E_{t,ON} = \int_0^{T_{ON}} V(t) \times I(t) dt = \frac{V_{s,ON} \times I \times t_{ON}}{6} \quad (3.11)$$

$$E_{t,OFF} = \int_0^{T_{OFF}} V(t) \times I(t) dt = \frac{V_{s,OFF} \times I \times t_{OFF}}{6} \quad (3.12)$$

where $V_{s,ON}$, $V_{s,OFF}$ are the turn-ON and turn-OFF voltages. Therefore, the total power loss is equal to the sum of these losses which is shown by Equations 3.10, 3.11, and 3.12. Power loss is a crucial factor in designing a new topology. Ideally, power loss should be evenly distributed among all the switches to ensure uniform thermal dissipation throughout the converter. This balanced heat distribution prevents the formation of localized hot spots, which can ultimately cause switch failure [102].

3.5 Overview of the Proposed Hybrid Optimization Algorithm

In this section, TLBO, WOA and hybrid optimization method are properly presented. Proposed hybrid optimization algorithm uniquely merges two different TLBO and WOA metaheuristic techniques. A comprehensive analysis of the algorithm, including its fundamental components, has been described.

3.5.1 Teaching-Learning-Based Optimization

The TLBO, functioning as a class-based optimization method, mimics the instructional and learning dynamics found in a classroom environment. It was introduced by R. Venkata Rao in 2011 [103]. It utilizes interactions between teachers and students to enhance solution quality. This algorithm unfolds in two distinct stages: the Teacher Phase and the Learner Phase. During the Teacher Phase, the optimal solution, referred to as the 'teacher,' imparts its knowledge to the rest of the solutions, termed 'students,' within the group. The goal of this exchange is to elevate the over-all solution quality by leveraging the teacher's experience and insight. Subsequently, in the Learner Phase, the students engage in peer-to-peer learning, promoting both collaborative discovery and exploration [104]. The process of the TLBO algorithm is graphically depicted in Figure 3.9.

Key Concepts and Phases:

- a) **Population:** The algorithm starts with a population of candidate solutions, referred to as learners or students. Each learner represents a potential solution to the optimization problem.
- b) **Teacher Phase:** In this phase, the best solution in the current population is considered the teacher. The teacher attempts to improve the mean result of the class by moving the learners towards a better solution.

c) **Learner Phase:** In this phase, learners interact with each other to increase their knowledge. In this phase, learners interact with each other to increase their knowledge.




Figure 3.9 TLBO-algorithm flowchart.

The flowchart demonstrates the process where a user-generated population undergoes a design phase, involving setting variables and termination criteria, and the calculation of other parameters like each variable's average value to determine the optimal solution. Iteration commences to find a superior solution, which, upon meeting established criteria, is adopted as the new optimum, or the search continues for an improved solution. This involves randomly selecting two solutions and keeping the better one for comparison with the previously determined best solution to decide if it should replace the existing 'teacher' solution. This process repeats until fulfilment of the completion criteria, culminating in the reporting of the finest solution achieved through these iterations.

One of the key strengths of TLBO is its simplicity; it only necessitates the population size and problem dimensions as its parameters. This algorithm excels in balancing exploration and exploitation, ensuring an extensive search across the solution space while effectively utilizing areas with potential. However, in certain cases, the exploration capabilities of TLBO may not be sufficient to achieve the most favorable results then the inclusion of another metaheuristic algorithm is prompted to boost its performance [100].

3.5.2 Whale Optimization Algorithm

The WOA is a nature-inspired algorithm primarily inspired by the hunting behavior of humpback whales. It was introduced by Seyedali Mirjalili and Andrew Lewis in 2016 [55]. Whales exhibit an impressive ability to locate and capture their prey using unique strategies such as spiral path movement and encircling behavior. These traits make WOA well-suited for global optimization tasks, as the algorithm mimics the whales' hunting process to explore the search space efficiently [105]. The processes in the WOA algorithm are graphically depicted in Figure 3.10.

Key Concepts and Phases:

- a) **Hunting Mechanism:** Humpback whales primarily use a unique hunting method called bubble-net feeding. This involves creating bubble circles or spirals to encircle and trap prey.
- b) **Mathematical Modeling:** The WOA algorithm mathematically models the bubble-net feeding behavior and the whales' movement towards prey.




Figure 3.10 WOA-algorithm flowchart.

Although WOA is highly effective in exploration, it can sometimes be prone to over-exploration and inadequate exploitation, which might result in suboptimal outcomes under specific conditions [101].

3.5.3 Hybrid TLBO-WOA Optimization Algorithm

Population-based algorithms work with a set of candidate solutions by using a random search strategy. This multiple search process generally allows them to quickly reach the region where the global optimum is located. However, since these algorithms have highly probability-based search strategies, it may generally take a long time to find the optimum solution in their region. On the other hand, iterative-based algorithms generally work on a single solution candidate. With this serial structure, iterative-based algorithms can generally find the best global optimum of the search problem in a shorter-time than population-based algorithms. In this study, hybridization of TLBO and WOA algorithms is proposed in order to eliminate the above-mentioned disadvantage of population-based algorithms and increase their performance by providing serial structure. Thus, the attributes of both the TLBO and WOA are synergized in a hybrid optimization algorithm, leveraging their combined strengths for more balanced and effective results.

The proposed hybrid TLBO-WOA algorithm's primary objective is to minimize THD in a three-phase eleven-level MLI. By optimizing the switching angles of the MLI, the algorithm aims to significantly reduce lower-order harmonics, thereby enhancing the power quality of the MLI. In accordance with this purpose, the switching angles are optimized in the first stage of the proposed TLBO-WOA by TLBO algorithm and then optimized switching angles solutions are improved by WOA algorithm. This process has been repeated as iterative based until termination criterion is met. So, the optimum switching angles values has been obtained by the proposed TLBO-WOA algorithm compared with the benchmark TLBO and WOA algorithms.

Proposed hybrid algorithm, named TLBO-WOA, leverages the interaction-based learning of TLBO and the hunting mechanism of WOA to achieve a balanced exploration and exploitation strategy. Our objective in merging these two algorithms is to amplify their collective efficiency and address the specific limitations each one possesses individually. The hybrid optimization algorithm is performed in two stages. In first stage, TLBO is executed, then the solution obtained from TLBO algorithm run is used as an initial solution for WOA algorithm in second stage. Thus, an iterative-based structure has been obtained by using the TLBO and WOA algorithms together.

Furthermore, TLBO-WOA hybrid algorithm is also explained meticulously, and the flowchart for hybrid algorithm is shown in Figure 3.11.




Figure 3.11 Hybrid TLBO-WOA-algorithm flowchart.

In the TLBO-WOA algorithm, the Teacher Phase from TLBO plays a crucial role in spreading knowledge from the optimal solution, known as the 'teacher,' to the remaining solutions, referred as 'students,' within the population. This exchange of knowledge allows the students to learn from the teacher's experiences and improves their solutions. Subsequently, the Learner Phase facilitates cooperative learning and exploration among the students, allowing them to interact and exchange information. The pseudo code of the TLBO-WOA is described below in Table 3.3.

Table 3.3 Pseudo Code of Hybrid TLBO-WOA

```

1: Begin procedure
2: Set the generation number, T=0
3: Initialize N (number of students) and D (dimension)
4: Generation of initial students and evaluate them
5: while termination criterion is not satisfied do
6:   Choose the best student as  $x_{teacher}$ 
7:   Calculate the mean  $x_{mean}$  of all students
8:   for each student  $x_i$ 
9:      $T_F = round[1 + rand(0,1)]$ 
10:    Update the student according to
11:     $x_{i,new} = x_{i,old} + rand \cdot (x_{teacher} - T_F \cdot x_{mean})$ 
12:    Evaluate the new student  $x_{i,new}$ 
13:    Accept  $x_{i,new}$  if it is better than the old one  $x_{i,old}$ 
14:    Randomly select another student  $x_j$  which is different from  $x_i$ 
15:    Update the learner according to
16:     $x_{i,new} = \begin{cases} x_{i,old} + rand \cdot (x_i - x_j), & \text{if } f(x_i) \leq f(x_j) \\ x_{i,old} + rand \cdot (x_j - x_i), & \text{if } f(x_i) > f(x_j) \end{cases}$ 
17:    Evaluate the new learner  $x_{i,new}$ 
18:    Accept  $x_{i,new}$  if it is better than the old one  $x_{i,old}$ 
19:   end for
20:   Set the whales population according to the best students of TLBO
21:   Calculate the fitness of each search agent  $X^*$ .
22:   while  $i < i_{max}$ 
23:     Calculate the value of a
24:     for each search agent
25:       if  $p < 0.5$  then
26:         if  $|A| < 1$  then  $X(t + 1) = X^*(t) - A \cdot D$ 
27:         else if  $|A| \geq 1$  then  $X(t + 1) = X_{rand}(t) - A \cdot D'$ 
28:         end if
29:         else if  $p \geq 0.5$  then
30:            $X(t + 1) = D' \cdot e^{bl} \cdot \cos(2\pi l) + X^*(t)$ 
31:           end if
32:         end for
33:       Evaluate the fitness of  $X(t + 1)$  and update  $X^*$ 
34:     end while
35:   end while
36: Display  $X^*$ , the best optimal solution
37: end procedure

```

CHAPTER 4

SIMULATION RESULTS

4.1 Introduction

The proposed hybrid TLBO-WOA algorithm has been implemented and offline calculated in MATLAB to obtain the optimized switching angles for SHE of reduced switch MLI. Simulink has been utilized for the simulation of the multilevel inverter. Utilizing equal voltage sources, various voltage levels have been generated. The specifics of the simulation and optimization parameters are given with in Table 4.1. A MLI is connected to the resistor of value 120Ω for simulation analysis. Also, inductive load 120Ω and 100 mH RL load has been tested in simulation design.

Table 4.1 Simulation and Optimization Parameters.

S. No.	Parameters/Components	Specifications	No. of Component
1.	Population Size	100	
2.	Number of Iterations	250	
3.	Number of Dimensions	5	
4.	Lower Boundary	$[0^\circ, 0^\circ, 0^\circ, 0^\circ, 0^\circ]$	
5.	Upper Boundary	$[90^\circ, 90^\circ, 90^\circ, 90^\circ, 90^\circ]$	
6.	Voltage Source (DC)	24 V	15
7.	Switching frequency	50 Hz	
8.	Fundamental frequency	50 Hz	
9.	R Load	$R=120 \Omega$	Δ -connected
10.	RL Load	$R= 120 \Omega$ and $L=100 \text{ mH}$	Δ -connected

4.2 Simulation Setup

MATLAB®/Simulink has been used for designing the 11-level three phase MLI circuit. Figure 4.1 shows the measurement of line-to-line voltage and THD value in simulation. The three phase load has been connected Y configuration for different measurements. Figure 4.2 illustrates the voltage and current measurement of line-to-neutral for Y-connected.




Figure 4.1 Main block diagram of measurement three phase MLI with three phase load configurations Y connected.




Figure 4.2 Measurement voltage and current of line-to-neutral for Y connected.

Figure 4.3 shows the measurement of line-to-line voltage and THD value in simulation. The three phase load has been connected Δ configuration for different measurements. Figure 4.4 illustrates the voltage and current measurement of phase for Δ -connected.




Figure 4.3 Main block diagram of measurement three phase MLI with three phase load configurations Δ -connected.




Figure 4.4 Measurement voltage and current of phase for Δ connected.

Figure 4.5 shows that the block diagram of applying switching angles to SPWM circuit. These angles come from offline calculation of hybrid optimization algorithm. Figure 4.6 illustrates the modified reduced switch 11-level MLI for phase A which is reference. Also, Figure 4.7 depicts the same circuit with 120° and 240° shifted for phase B and phase C, respectively.




Figure 4.5 Block diagram of applying switching angles to SPWM circuit.




Figure 4.6 Modified reduced switch 11-level MLI for phase A.




Figure 4.7 Modified reduced switch 11-level MLI for phase B and C.

Figure 4.8 shows that block diagram of generating PWM signals for 11-level MLI for phase A which is 0° reference. For phase B and phase C are also same configurations, however only difference is phase shift 120° and 240° , respectively. There are several gates such as: AND, OR, SUM, NOT, bigger, smaller, smaller equal, bigger equal, and multiply have been used for this circuit.




Figure 4.8 Block diagram of generating PWM signals of Phase A.

Figure 4.9 illustrates the oscilloscope view of multiport output on Figure 4.8. There are 12 PWM signals for 12 different sequences.




Figure 4.9 Oscilloscope view of multiport output on Figure 4.8.

4.3 Simulation Validation

For the validation purpose, the performance of TLBO-WOA algorithm has been demonstrated with an implementation of algorithm in the MATLAB®/Simulink environment as shown in Figure 4.10. Additionally, a comparative analysis has been conducted to assess the performance of TLBO-WOA against other optimization algorithms in terms of convergence solution quality.




Figure 4.10 Simulink design to determine the THD for the optimal angles calculated by TLBO-WOA.

The test system is run on MATLAB® installed on an Intel® Core™ i7 10th Gen. CPU in a 2.3 GHz system with 32 GB RAM. For each test, a consistent population size of 100 and a total of 250 iterations have been conducted. The optimization process times have been calculated as follow: Hybrid TLBO-WOA at 5.81 seconds, TLBO at 5.65 seconds, and WOA at 5.53 seconds. The convergence graph of optimization algorithms has been shown in Fig. 4.11.




Figure 4.11 Convergence graph of optimization algorithms with population size of 100 population and 250 iterations.

The effectiveness of the Hybrid TLBO-WOA in solving the non-linear equations associated with the SHE technique, three tests have been performed for each algorithm under consideration. The modulation index M considered within ranges from 0 to 1 as defined in Equation 3.9. Accordingly, analyses at modulation indices (m) of 0.6, 0.8, and 1 have been conducted. These values are commonly utilized in MLIs and thus have been chosen for their relevance. Results, summarized in Tables 4.3, 4.4, 4.5, demonstrate that the TLBO-WOA consistently achieved superior fitness across all tested modulation indices. The angles approximating the optimal solution, as determined by the TLBO-WOA, have been then applied in Fourier analysis to evaluate

THD and the effective elimination of the 5th, 7th, 11th, and 13th order harmonics at the specified modulation indices. Exhibiting the most favourable outcomes, Figure 4.17, 4.19, 4.21 display the Fast Fourier Transform (FFT) spectrum and line-to-line voltage output derived from the angles calculated by the TLBO-WOA, as detailed in Tables 4.3, 4.4, 4.5, confirming the successful minimization of the targeted low-order harmonics.

In this study, the harmonic contents in the output voltage signal of the inverter, associated with different optimization methods have been evaluated according to the IEEE-519 standard [106]. As per this standard, a minimum of 50 harmonics must be analysed to assess the quality of the inverter's output signal. The calculation of the THD percentage is conducted using (4.1), which is a crucial step in determining the signal quality.

$$\%THD = \left(\frac{\sqrt{\sum_{n=1,3,5,\dots}^{50} V_n^2}}{V_1} \right) \cdot 100 \quad (4.1)$$

where n represents the order of the odd harmonics (1, 3, 5, 7, ..., 49), V_1 is the amplitude of the first harmonic, which is the fundamental voltage, and V_n is as defined in (3.6).

Figure 4.12 illustrates the switching angles from Table 4.2, approximating the optimal values, computed via the Hybrid TLBO-WOA for various modulation indices.

Table 4.2 Results of TLBO-WOA with different modulation indexes.

Modulation Index	Switching Angles (in degree)					THD	Fitness
	α_1	α_2	α_3	α_4	α_5		
0.5	36.099	48.438	58.581	61.533	90.000	10.62	5.1112×10^{-2}
0.55	35.856	48.150	60.966	76.365	90.000	8.91	1.7276×10^{-3}
0.6	35.343	46.953	58.581	72.612	87.840	6.73	5.6476×10^{-9}
0.65	35.730	44.883	56.826	68.049	83.619	6.41	4.8950×10^{-8}
0.7	34.722	44.442	54.504	65.457	78.408	6.12	2.8120×10^{-4}
0.75	15.948	34.308	53.379	63.900	88.776	5.82	1.6110×10^{-5}
0.8	9.711	33.417	43.317	61.191	83.628	5.52	5.8950×10^{-6}
0.85	9.027	33.354	41.598	56.925	77.211	5.47	1.8599×10^{-7}
0.9	7.686	27.603	40.797	52.587	73.044	5.38	3.9907×10^{-6}
0.95	11.475	20.835	34.677	54.126	62.757	5.12	2.8957×10^{-3}
1.0	7.821	19.359	29.574	47.610	63.198	4.96	7.8095×10^{-6}




Figure 4.12 Optimized switching angles as a function of the modulation indices.

Figure 4.13 displays the gate signals of switches for the time interval of 50 ms. SA1, SA2, SA3, SA4, SA5, SA6, SA7, SA8, MA1, MA2, MA3, and MA4 are the gate signals for the first of the three-phase system shown in Figure 3.3 signals S1, S2, S3, S4, S5, S6, S7, S8, S'1, S'2, S'3, and S'4 respectively. The other gate signals for the second and third of the three-phase systems 120° and 240° shifted according to reference signals A, respectively.




Figure 4.13 Gate signals of 11-level reduced switch MLI on Figure 3.3.




Figure 4.14 Zoom in gate signals of 11-level reduced switch MLI on Figure 4.13.




Figure 4.15 Zoom in gate signals of 11-level reduced switch MLI on Figure 4.13.

4.3.1 Case Study for Modulation Index 0.6

Figure 4.16 shows the line-to-line voltage output for modulation index (m) 0.6, R load 120 Ω , and Figure 4.17 displays the Fast Fourier Transform (FFT) spectrum derived from the angles calculated by the Hybrid TLBO-WOA, as detailed in Tables 4.3

Table 4.3 Results of algorithms for m=0.6.

Algorithm	Switching Angles (in degree)					THD	Fitness
	α_1	α_2	α_3	α_4	α_5		
TLBO	35.388	46.010	57.564	70.263	85.959	7.05	6.5267×10^{-8}
WOA	35.350	46.890	58.490	72.440	87.700	6.87	8.1700×10^{-5}
TLBO-WOA	35.343	46.953	58.581	72.612	87.840	6.56	5.6476×10^{-9}




Figure 4.16 Line-to-line voltage output for m=0.6.




Figure 4.17 FFT analysis results of line voltage output for m=0.6.

4.3.2 Case Study for Modulation Index 0.8

Figure 4.18 shows the line-to-line voltage output for modulation index (m) 0.8, R load 120Ω , and Figure 4.19 displays the Fast Fourier Transform (FFT) spectrum derived from the angles calculated by the Hybrid TLBO-WOA, as detailed in Tables 4.4.

Table 4.4 Results of algorithms for $m=0.8$.

Algorithm	Switching Angles (in degree)					THD	Fitness
	α_1	α_2	α_3	α_4	α_5		
TLBO	9.729	33.372	43.353	61.220	83.691	5.56	9.1894×10^{-6}
WOA	33.270	44.500	52.910	64.490	76.640	5.56	3.9300×10^{-2}
TLBO-WOA	9.711	33.417	43.317	61.191	83.628	5.52	5.8950×10^{-6}




Figure 4.18 Line-to-line voltage output for $m=0.8$.




Figure 4.19 FFT analysis results of line voltage output for $m=0.8$.

4.3.3 Case Study for Modulation Index 1.0

Figure 4.20 shows the line-to-line voltage output for modulation index (m) 1.0, R load 120Ω , and Figure 4.21 displays the Fast Fourier Transform (FFT) spectrum derived from the angles calculated by the Hybrid TLBO-WOA, as detailed in Tables 4.5.

Table 4.5 Results of algorithms for $m=1.0$.

Algorithm	Switching Angles (in degree)					THD	Fitness
	α_1	α_2	α_3	α_4	α_5		
TLBO	7.848	19.332	29.628	47.646	63.189	5.01	1.2657×10^{-5}
WOA	4.190	20.290	22.120	41.970	61.150	6.90	3.9300×10^{-2}
TLBO-WOA	7.821	19.359	29.574	47.610	63.198	4.96	7.8095×10^{-6}




Figure 4.20 Line-to-line voltage output for $m=1.0$.




Figure 4.21 FFT analysis results of line voltage output for $m=1.0$.

Figure 4.22 shows the output voltage and current of 120 Ω R load with Δ -connected.




Figure 4.22 Output voltage and current of three-phase system with Δ -connected R load 120 Ω .

4.3.4 Case Study for RL Load

Figure 4.23 display FFT spectrum of line-to-line voltage with 120 Ω -100 mH RL load and Figure 4.24 shows the output line voltage and current of 120 Ω -100 mH RL load, with modulation index 1.0. THD value is 5.13% for RL load.




Figure 4.23 FFT spectrum of line-to-line voltage with RL load $R=120 \Omega$, $L=100 \text{ mH}$, modulation index=1.0.




Figure 4.24 Output waveform of line-to-line voltage and current with RL load 120Ω , 100 mH , modulation index=1.0.

4.4 Summary

The hybrid TLBO-WOA method has been built and executed offline using MATLAB to improve the switching angles for Selective Harmonic Elimination (SHE) in a reduced switch multilevel inverter (MLI). The MLI has been simulated using Simulink, which generated different voltage levels by utilizing identical voltage sources. For simulation investigation, the MLI has been connected to a 120Ω resistor. In the simulation, a RL load consisting of a 120Ω resistor and a 100 mH RL has been examined. A MATLAB®/Simulink program has been used to construct an 11-level three-phase MLI circuit. The performance of the TLBO-WOA method has been confirmed by implementing it in the MATLAB®/Simulink environment. A comparative analysis has been then undertaken to evaluate its performance in terms of convergence and solution quality, in comparison to other optimization algorithms. Case studies have been done to analyze the modulation indices of 0.6, 0.8, and 1.0, as well as the impact of RL loads.

CHAPTER 5

EXPERIMENTAL RESULTS

5.1 Introduction

A laboratory prototype has been developed to verify the performance of the proposed TLBO-WOA optimized reduced switch 11-level three-phase MLI. The block diagram of the hardware setup is shown in Figure 5.1. The parameters used in the experiment have been listed in Table 5.1. A Texas Instruments®-TMS320F28335 digital signal processor has been used to implement PWM signals. Fluke-435-II Power Quality Analyzer has been used for calculation THD in experimental analysis. Logic analyzer has been used for showing gate signals of MLI. MLI is connected to the resistor of value 120 Ω for experimental analysis. Also, dynamic load test has been done from 120 to 40 Ω and 40 to 120 Ω in experimental design.




Figure 5.1 Block diagram of the hardware setup.

Table 5.1 Components used for experiment.

S. No.	Parameters/Components	Specifications	No. of Component
1.	Isolated DC power supply	24 V	15
2.	MOSFET	IRFB4227	36
3.	Gate Driver	TLP250	36
4.	DSP	TMS320F28335 (TI)	1
5.	Load	120 Ω , Δ connected	3

5.2 Hardware Implementation

The hardware module implemented here is a modified reduced switch H-bridge MLI. This experimental setup is developed to reveal the effectiveness of the reduced switch MLI. For developing the hardware setup, an electronic design automation software for printed circuit boards (PCB) is used.

5.2.1 Schematic Design

The schematic design involves creating a detailed circuit diagram of 11-level reduced switch MLI has been completed with computer aided electronic design automation software which shows the connections between all components . Figure 5.2 illustrates the each level of MLI.




Figure 5.2 Block diagram for each level of MLI.

Figure 5.3 illustrates the block diagram for H-bridge of MLI.




Figure 5.3 Block diagram for H-bridge of MLI.

5.2.2 PCB Design

The PCB layout is designed with the following considerations: Power and Signal Separation, Thermal Management, Ground Planes. A PCB layout of 11-level reduced switch MLI hardware module is demonstrated in Figure 5.4.




Figure 5.4 PCB layout of 11-level reduced switch MLI.

Figure 5.5, 5.6, and 5.7 demonstrate the developed PCB circuit of front view, top view, and back view respectively in 3D.




Figure 5.5 Front 3D view of power board.




Figure 5.6 Top 3D view of power board.




Figure 5.7 Back 3D view of power board.

Figure 5.8 demonstrates the developed circuit for each phase after mounting the components on the surface of PCB. Each component is chosen carefully to fit properly in the exact location in the circuit.




Figure 5.8 Top view of a PCB with some components mounted in real life.

The PCB layout is built taking into account the following factors:

- **Power and Signal Segregation:** The high-power and low-power signal lines are kept apart to minimize the presence of unwanted noise and interference.
- **Thermal Management:** Components that produce substantial heat are strategically positioned to optimize cooling efficiency.
- **Ground planes** are widely utilized to minimize electromagnetic interference (EMI) and enhance signal integrity.

5.2.3 Experimental Setup Design

The photograph of hardware setup and experimental setup are shown in Figure 5.9 and Figure 5.10, respectively. Using isolated DC power supply is critical to designing to avoid short-circuit on common point. Fuses have been used to protect circuit board and power supplies from overload and short-circuit case. The hardware setup has been provided with 12 switches for each phase, and totally 36 switches required for three phases MLI. There are also five AC/DC isolated power supplies for supplying the levels. Moreover, Texas Instruments® F28335 Experimental kit has been used to generate PWM for the 36 switches. An illustration of SPWM is provided in Figure 5.10 on the monitor using logic analyzer.




Figure 5.9 Photograph of the hardware setup.




Figure 5.10 Photograph of the experimental setup.

Figure 5.11 showcases the DSP board, namely the Texas Instrument TMS320F382335 experimental kit. The purpose of this board is to serve as a development platform for assessing and creating prototypes of applications utilizing TMS320F28335 microcontroller, which is a member of the C2000 family. The microcontroller is highly suitable for real-time control applications because of its robust processing capabilities, seamless integration of peripherals, and user-friendly interface.




Figure 5.11 Photograph of the Texas Instruments TMS320F28335 experimenter kit.

5.3 Experimental Validation

Figure 5.12 illustrates the experimental results of gate signals from logic analyzer for single phase power board.




Figure 5.12 Gate signals of 11-level reduced switch MLI for experimental results.

5.3.1 Experimental Case Study for Modulation Index 0.6

Experimental line-to-line voltage results show that 125.54 V_{RMS} and 6.6% THD for modulation index 0.6 in Figure 5.13 and 5.14. Also, frequency is 49.983 Hz.




Figure 5.13 Experimental line-to-line voltage output for $m=0.6$.




Figure 5.14 FFT spectrum for modulation index 0.6 with 120 Ω load.

Experimental line-to-line voltage phasor diagram has been depicted in Figure 5.15 for modulation index 0.6. Also, Figure 5.16 shows the oscilloscope view of line-to-line voltage for L1-L2 (yellow signal) and current measurement for L3 (red signal). Line current's peak value is 1.698 A, so RMS value of line current is 1.2 A.




Figure 5.15 Phasor diagram for modulation index 0.6 with 120 Ω load.




Figure 5.16 Oscilloscope view of line-to-line voltage and current for $m=0.6$.

5.3.2 Experimental Case Study for Modulation Index 0.8

Experimental line-to-line voltage results show that 152.16 V_{RMS} and 5.8% THD for modulation index 0.8 in Figure 5.17 and 5.18. Also, frequency is 49.983 Hz.




Figure 5.17 Experimental line-to-line voltage output for $m=0.8$.




Figure 5.18 FFT spectrum for modulation index 0.8 with 120 Ω load.

Experimental line-to-line voltage phasor diagram has been depicted in Figure 5.19 for modulation index 0.8. Also, Figure 5.20 shows the oscilloscope view of line-to-line voltage for L1-L2 (yellow signal) and current measurement for L3 (red signal). Line current's peak value is 1.851 A, so RMS value of line current is 1.309 A.




Figure 5.19 Phasor diagram for modulation index 0.8 with 120 Ω load.




Figure 5.20 Oscilloscope view of line-to-line voltage and current for $m=0.8$.

5.3.3 Experimental Case Study for Modulation Index 1.0

Experimental line-to-line voltage results show that 165.98 V_{RMS} and 4.9% THD for modulation index 1.0 in Figure 5.21 and 5.22. Also, frequency is 49.983 Hz.




Figure 5.21 Experimental line-to-line voltage output for $m=1.0$.




Figure 5.22 FFT spectrum for modulation index 1.0 with 120 Ω load.

Experimental line-to-line voltage phasor diagram has been depicted in Figure 5.23 for modulation index 1.0. Also, Figure 5.24 shows the oscilloscope view of line-to-line voltage for L1-L2 (yellow signal) and current measurement for L3 (red signal). Line current's peak value is 1.957 A, so RMS value of line current is 1.384 A.




Figure 5.23 Phasor diagram for modulation index 1.0 with 120 Ω load.




Figure 5.24 Oscilloscope view of line-to-line voltage and current for m=1.0.

It has been clear seen that oscilloscope view of line-to-line voltage $166 \text{ V}_{\text{RMS}}$ and current 1.957 A of line with shunt resistor 0.1Ω on Fig 5.24. Also, the multimeter shows the line-to-line voltage which is $165.9 \text{ V}_{\text{RMS}}$ in Figure 5.10. Additionally, Figure 5.15, 5.19, 5.23 shows that phasor diagram confirms 120° phase difference between each line.

5.3.4 Dynamic Performance of the System

The dynamic performance of the system is validated through experimentation. The load resistance has been changed from 120Ω to 40Ω to verify the dynamic behavior. It can be observed from Figure 5.25 that due to a decrease in load resistance, the output peak current increases from 1.957 to 5.871 A . Also, it can be seen from Figure 5.26 that due to an increase in load resistance, the output peak current decreases from 5.871 to 1.957 A . However, the output voltage remains at 165 V . Hence, the load change does not have any effect on the output voltage.




Figure 5.25 Dynamic load change from $R=120 \Omega$ to $R=40 \Omega$.




Figure 5.26 Dynamic load change from $R=40 \Omega$ to $R=120 \Omega$.

5.4 System Efficiency

The system efficiency of a three-phase multilevel inverter is a crucial factor that influences the effectiveness of converting DC power to AC power while reducing losses. Below is an elaborate elucidation of the variables influencing efficiency and techniques for computing and enhancing it. Factors affecting efficiency:

- Switching losses refer to the energy dissipated during the transition of power semiconductors, such as MOSFETs or IGBTs, from the on state to the off state and vice versa. The magnitude of these losses is contingent upon the switching frequency, the voltage applied across the switch, and the current flowing through it.
- Conduction losses refer to the power dissipated by the semiconductors when they are in the on state. These quantities are directly proportional to the magnitude of the electric current passing through the device and the resistance or voltage drop experienced while the device is in the on-state.
- Passive component losses refer to the energy dissipation that occurs in inductors, capacitors, and resistors when they are utilized for the purposes of

filtering and energy storage. The performance of these components relies on their quality and design.

- Control and Gate Drive Losses: This refers to the power consumption of the microcontroller or DSP, as well as the gate driver circuits that control the switching devices.
- Thermal management losses occur when heat dissipation is not effectively managed, necessitating the use of efficient cooling technologies. Poor thermal management can result in elevated junction temperatures, which in turn can cause an increase in the on-state resistance and switching losses of power devices.

Calculation of Efficiency:

The efficiency (η) of a three-phase multilevel inverter is calculated as the ratio of the output power (P_{out}) to the input power (P_{in}), expressed as a percentage:

$$\eta = \left(\frac{P_{out}}{P_{in}} \right) \times 100\% \quad (5.1)$$

Measure Input Power (P_{in}):

- Calculate the power supplied to the inverter.
- V_{in} is the input voltage and I_{in} is the input current.

$$P_{in} = V_{in} \times I_{in} \quad (5.2)$$

Measure Output Power (P_{out}):

- Calculate the power delivered to the load.
- V_L is the line voltage, I_L is the line current, and $\cos(\varphi)$ is the power factor of the load.

$$P_{out} = \sqrt{3} \times V_L \times I_L \times \cos(\varphi) \quad (5.3)$$

Determine Losses (P_{loss}):

- This includes switching losses, conduction losses, passive component losses, and control losses.

$$P_{loss} = P_{in} - P_{out} \quad (5.4)$$

For this study, the input power has been calculated from the AC side of isolated AC/DC power supplies, as 15 isolated power supplies has been used. Measuring the DC side would require 15 DC ammeters, and this is not a practical way. Therefore, AC side power consumption has been used to determine efficiency. Also, the output power has been calculated from load side. This difference shows only total loss in the system. This test has been applied to resistive load, so power factor is 1.0. Figure 5.24 verify that peak value of each phase current is 1.957, so RMS value of output current is 1.384 A. Output voltage is 165.9 V_{RMS}. Also, the load is 120 Ω, Δ connected. Table 5.2 shows the parameters for calculating efficiency.

Table 5.2 Given data for calculation efficiency.

Parameter Name	Value
Input Voltage	225.4 V
Input Current	1.834 A
Input Power	413.38 W
Output Voltage	165.9 V
Output Current	1.384 A
Output Power	397.69 W

Total loss has been calculated in Equation 5.6, and efficiency has been calculated in Equation 5.6.

$$P_{loss} = P_{in} - P_{out} = 413.38 \text{ W} - 397.69 \text{ W} = 15.69 \text{ W} \quad (5.5)$$

$$\eta = \left(\frac{397.69 \text{ W}}{413.38 \text{ W}} \right) \times 100\% = 96.2 \% \quad (5.6)$$

5.5 Summary

A laboratory prototype of an optimized 11-level three-phase multilevel inverter (MLI) with reduced switch has been created and examined. The performance was thoroughly confirmed by utilizing a Texas Instruments®-TMDS-DOCK-28335 digital signal processor for generating PWM signals and a Fluke-435-II Power Quality Analyzer for measuring Total Harmonic Distortion (THD). The thorough procedure encompassed the implementation of hardware, the design of schematic and PCB, and the setup and validation of experiments. The efficacy of the TLBO-WOA optimized design has been confirmed through various experimental case studies done for modulation indices of 0.6, 0.8, and 1.0. These investigations also included evaluations of dynamic performance and system efficiency.

CHAPTER 6

COMPARASION OF RESULTS

Several algorithms including the Modified Dingo Optimization Algorithm (mDOA) [38], Black Window Optimization Algorithm (BWOA) [42], Grey Wolf Optimization Algorithm (GWOA) [38], Jumping Spider Optimization Algorithm (JSOA) [28], Modified Grey Wolf Optimization Algorithm (MGWOA) [43], Mexican Axolotl Optimization (MAO) [44], Chaos Game Optimization (CGO) [45], Coot Bird Algorithm (COOT) [46], Golden Eagle Optimizer (GEO) [47], and Harris Hawks Optimization (HHO) [48] have been selected for a detailed comparative analysis in Table 6.1, 6.2, 6.3. These selected algorithms have been applied 11-level three phase circuit with different topology. The nearly optimal angles derived from these algorithms have been input into a Simulink to generate the staircase output waveform. Subsequently, THD has been calculated, and a Fourier spectrum has been produced to verify the effective minimize of undesirable low-order harmonics.

Table 6.1 Results of comparative analysis for SHE problem (m=0.6).

Algorithm	Switching Angles (in degree)					THD	Fitness
	α_1	α_2	α_3	α_4	α_5		
mDOA	35.420	46.940	58.570	72.670	87.850	6.79	4.1500 x 10 ⁻²⁷
BWOA	35.440	46.950	58.580	72.610	87.860	6.82	4.1900 x 10 ⁻²⁷
GWOA	35.290	46.800	58.450	72.460	87.740	6.87	2.7800 x 10 ⁻⁴
WOA	35.350	46.890	58.490	72.440	87.700	6.87	8.1700 x 10 ⁻⁵
TLBO	35.388	46.010	57.564	70.263	85.959	7.05	6.5267 x 10 ⁻⁸
TLBO-WOA	35.343	46.953	58.581	72.612	87.840	6.56	5.6476 x 10⁻⁹

Table 6.2 Results of comparative analysis for SHE problem (m=0.8).

Algorithm	Switching Angles (in degree)					THD	Fitness
	α_1	α_2	α_3	α_4	α_5		
mDOA	9.710	33.420	43.280	61.160	83.590	5.62	3.0100 x 10 ⁻²⁹
BWOA	9.700	33.430	43.300	61.180	83.600	5.63	3.0500 x 10 ⁻²⁹
GWOA	10.320	31.830	44.740	62.230	85.650	6.73	3.3700 x 10 ⁻³
WOA	33.270	44.500	52.910	64.490	76.640	5.56	3.9300 x 10 ⁻²
TLBO	9.729	33.372	43.353	61.220	83.691	5.56	9.1894 x 10 ⁻⁶
TLBO-WOA	9.711	33.417	43.317	61.191	83.628	5.52	5.8950 x 10⁻⁶

Table 6.3 Results of comparative analysis for SHE problem (m=1.0).

Algorithm	Switching Angles (in degree)					THD	Fitness
	α_1	α_2	α_3	α_4	α_5		
mDOA	7.840	19.370	29.630	47.660	62.900	5.01	1.2200 x 10 ⁻²⁸
BWOA	7.860	19.370	29.650	47.680	63.210	5.01	1.2900 x 10 ⁻²⁸
GWOA	0.490	14.740	25.610	40.570	89.160	5.71	16.0400 x 10 ⁻²
JSOA	7.860	19.360	29.650	47.680	63.200	5.01	3.4900 x 10 ⁻³¹
MGWOA	0.490	14.740	25.610	40.570	89.160	5.71	16.0400 x 10 ⁻²
MAO	9.670	22.370	33.040	51.910	64.630	5.26	3.6400 x 10 ⁻¹
CGO	13.250	26.370	45.930	46.050	87.220	13.99	9.7600 x 10 ⁻²
COOT	7.970	19.460	29.790	47.740	63.200	5.04	3.4300 x 10 ⁻⁴
GEO	8.620	10.600	38.760	76.590	83.170	14.83	4.6400 x 10 ⁻¹
HHO	8.160	19.500	30.150	48.210	63.350	5.16	2.6900 x 10 ⁻⁴
WOA	4.190	20.290	22.120	41.970	61.150	6.90	3.9300 x 10 ⁻²
TLBO	7.848	19.332	29.628	47.646	63.189	5.01	1.2657 x 10 ⁻⁵
TLBO-WOA	7.821	19.359	29.574	47.610	63.198	4.96	7.8095 x 10⁻⁶

According to THD and fitness values presented in Table 6.3, the JSOA achieves the best fitness values, however Hybrid TLBO-WOA's THD result is better than others. This is related with other harmonics up to 50th shown in Figure 4.21. Also, Table 6.4 shows the results of comparative analysis for simulation and experimental. It can be understood that nearly %1 difference between simulation and experimental results.

Table 6.4 Results of comparative analysis for simulation and experimental with harmonic contents.

Index	Analysis	% h ₅	% h ₇	% h ₁₁	% h ₁₃	THD	V_{RMS}
m=0.6	Simulation	0.33	0.59	0.16	2.74	6.56%	126.81 V
	Experiment	0.34	0.60	0.17	2.76	6.60%	125.54 V
m=0.8	Simulation	1.36	0.34	0.12	1.59	5.52%	153.69 V
	Experiment	1.38	0.34	0.13	1.61	5.80%	152.16 V
m=1.0	Simulation	0.71	0.79	1.88	0.25	4.96%	167.64 V
	Experiment	0.72	0.80	1.90	1.41	4.90%	165.98 V

CHAPTER 7

CONCLUSIONS

This research has focused on using the Hybrid TLBO-WOA method to reduce THD on the line-to-line voltage in a modified reduced switch MLI topology. The proposed topology requires the use of 12 switches for 11-level inverter, whereas a conventional cascaded H-bridge MLI would require 20 switches and other reduced switch topology would require 14 switches in single phase inverter. The performance of the study has been verified by both simulation and experimental prototype. A comparative analysis of calculated THD values, using these optimized angles and those reported in existing literature using various optimization methods, revealed that the TLBO-WOA algorithm achieves favourably lower THD in the 11-level inverter than most reported methods. Proposed algorithm for lowering THD values is found to be 3.96% compared to the other algorithms. This algorithm's standout characteristic is its lack of parameter requirements, necessitating from users only the initial inputs of population size, design variables, maximum iteration count, and the objective function. The examination of the Hybrid TLBO-WOA algorithm demonstrates its efficiency in optimization, capability of effectively handling various types of problems with or without constraints. Its user-friendly nature, stemming from no need for tuning control parameters, making it highly adaptable to a wide array of problem scenarios. The main concluding remarks are as follows:

- The study under dynamic load conditions performed excellently.
- In each modulation indices, the hybrid algorithm provided better THD value.
- The experimental results have been verified the simulation results with %1 difference.
- Both simulation and experimental findings demonstrate that the Hybrid TLBO-WOA successfully maintained the output voltage THD within the acceptable limits prescribed by IEEE 519 standard.

7.1 Summary of Contributions

This thesis has made notable contributions in the following areas:

- Development of an auxiliary switch MLI design that reduces the number of switches needed, providing a more efficient and cost-effective solution compared to cascaded MLIs.
- Performance Enhancement: Validation of the superior performance of the auxiliary switch MLI compared to cascaded MLIs, achieved through extensive experimental testing and analysis.
- The Hybrid TLBO-WOA Optimization Algorithm is a customized implementation that combines the Teaching-Learning-Based Optimization (TLBO) and Whale Optimization Algorithm (WOA) specifically designed for the auxiliary switch MLI. This hybrid methodology effectively addresses optimization difficulties, improving the performance and efficiency of the inverter.

In summary, the thesis has a conceptual contribution on MLI topology and an improved optimization algorithm, which provide significant contributions to the field of power electronics by enabling more efficient and optimized inverter designs.

7.2 Recommendation for Future Works

Regarding this thesis, recommendations and areas for future research might be enumerated as follows:

- In the context of an asymmetrical cascaded H-bridge inverter, alternative control techniques can be employed or different asymmetrical voltage distributions can be applied.
- Implementation of alternative hybrid inverter configurations that enhance the output levels while reducing the inverter specifications.
- Implementation of closed-loop control techniques for better results.

REFERENCES

- [1] M. R. Jannati Oskuee, M. Karimi, S. Najafi Ravadanegh, and G. B. Gharehpetian, "A novel symmetric/asymmetric multilevel current source inverter topology with lower number of components and lowest power rating of switches," *International Journal of Ambient Energy*, vol. 38, no. 8, pp. 858–864, Nov. 2017, doi: 10.1080/01430750.2016.1222957.
- [2] S. Khadse, R. Mendole, and A. Pandey, "A 5-level single phase flying capacitor multilevel inverter," *International Research Journal of Engineering and Technology (IRJET)*, vol. 4, no. 2, 2017.
- [3] K. Krismadinata, "Harmonic minimization of a three phase cascaded H-bridge multilevel inverters," *IET Conference Proceedings*, pp. 50 (6 .)-50 (6 .)(1), Jan. 2016, [Online]. Available: <https://digital-library.theiet.org/content/conferences/10.1049/cp.2016.1307>
- [4] A. Moeed Amjad and Z. Salam, "A review of soft computing methods for harmonics elimination PWM for inverters in renewable energy conversion systems," *Renewable and Sustainable Energy Reviews*, vol. 33. Elsevier Ltd, pp. 141–153, 2014. doi: 10.1016/j.rser.2014.01.080.
- [5] S. Chu and A. Majumdar, "Opportunities and challenges for a sustainable energy future," *Nature*, vol. 488, no. 7411, pp. 294–303, 2012, doi: 10.1038/nature11475.
- [6] R. José *et al.*, "Multilevel converters: An enabling technology for high-poer applications," *Proceedings of the IEEE*, vol. 97, no. 11, pp. 1786–1817, 2009, doi: 10.1109/JPROC.2009.2030235.
- [7] J. Rodríguez, J. S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Transactions on Industrial*

- Electronics*, vol. 49, no. 4, pp. 724–738, Aug. 2002, doi: 10.1109/TIE.2002.801052.
- [8] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, “The age of multilevel converters arrives,” *IEEE Industrial Electronics Magazine*, vol. 2, no. 2, pp. 28–39, Jun. 2008, doi: 10.1109/MIE.2008.923519.
- [9] S. Kouro *et al.*, “Recent advances and industrial applications of multilevel converters,” *IEEE Transactions on Industrial Electronics*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010, doi: 10.1109/TIE.2010.2049719.
- [10] G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, “A New Multilevel PWM Method: A Theoretical Analysis,” 1992.
- [11] M. Kuder *et al.*, “Capacitor Voltage Balancing of a Grid-Tied, Cascaded Multilevel Converter with Binary Asymmetric Voltage Levels Using an Optimal One-Step-Ahead Switching-State Combination Approach†,” *Energies (Basel)*, vol. 15, no. 2, Jan. 2022, doi: 10.3390/en15020575.
- [12] M. T. Hagh, H. Taghizadeh, and K. Razi, “Harmonic minimization in multilevel inverters using modified species-based particle swarm optimization,” *IEEE Trans Power Electron*, vol. 24, no. 10, pp. 2259–2267, 2009.
- [13] M. H. Etesami, N. Farokhnia, and S. Hamid Fathi, “Colonial competitive algorithm development toward harmonic minimization in multilevel inverters,” *IEEE Trans Industr Inform*, vol. 11, no. 2, pp. 459–466, Apr. 2015, doi: 10.1109/TII.2015.2402615.
- [14] K. Shen *et al.*, “Elimination of harmonics in a modular multilevel converter using particle swarm optimization-based staircase modulation strategy,” *IEEE Transactions on Industrial Electronics*, vol. 61, no. 10, pp. 5311–5322, 2014.
- [15] M. A. Memon, S. Mekhilef, M. Mubin, and M. Aamir, “Selective harmonic elimination in inverters using bio-inspired intelligent algorithms for renewable energy conversion applications: A review,” *Renewable and Sustainable Energy Reviews*, vol. 82, pp. 2235–2253, 2018.

- [16] M. I. Sarwar *et al.*, “A hybrid nearest level combined with PWM control strategy: analysis and implementation on cascaded H-bridge multilevel inverter and its fault tolerant topology,” *IEEE Access*, vol. 9, pp. 44266–44282, 2021.
- [17] S. A. Farooqui *et al.*, “Crystal structure algorithm (Crystal) based selective harmonic elimination modulation in a cascaded h-bridge multilevel inverter,” *Electronics (Switzerland)*, vol. 10, no. 24, Dec. 2021, doi: 10.3390/electronics10243070.
- [18] S. Khomfoi and L. M. Tolbert, “Multilevel Power Converters,” *Power Electronics Handbook*, pp. 451–482, Jan. 2007, doi: 10.1016/B978-012088479-7/50035-3.
- [19] H. S. Patel and R. G. Hoft, “Generalized Techniques of Harmonic Elimination and Voltage Control in Thyristor Inverters: Part I–Harmonic Elimination,” *IEEE Trans Ind Appl*, vol. IA-9, no. 3, pp. 310–317, 1973, doi: 10.1109/TIA.1973.349908.
- [20] M. S. A. Dahidah, G. Konstantinou, and V. G. Agelidis, “A Review of Multilevel Selective Harmonic Elimination PWM: Formulations, Solving Algorithms, Implementation and Applications,” *IEEE Trans Power Electron*, vol. 30, no. 8, pp. 4091–4106, 2015, doi: 10.1109/TPEL.2014.2355226.
- [21] M. D. Siddique, S. Mekhilef, S. Padmanaban, M. A. Memon, and C. Kumar, “Single-Phase Step-Up Switched-Capacitor-Based Multilevel Inverter Topology with SHEPWM,” *IEEE Trans Ind Appl*, vol. 57, no. 3, pp. 3107–3119, May 2021, doi: 10.1109/TIA.2020.3002182.
- [22] E. Guan, P. Song, M. Ye, and B. Wu, “IEEE PEDS 2005 Selective Harmonic Elimination Techniques for Multilevel Cascaded H-Bridge Inverters.”
- [23] A. K. Al-Othman and T. H. Abdelhamid, “Elimination of harmonics in multilevel inverters with non-equal dc sources using PSO,” *Energy Convers Manag*, vol. 50, no. 3, pp. 756–764, Mar. 2009, doi: 10.1016/J.ENCONMAN.2008.09.047.

- [24] K. El-Naggar and T. H. Abdelhamid, "Selective harmonic elimination of new family of multilevel inverters using genetic algorithms," *Energy Convers Manag*, vol. 49, no. 1, pp. 89–95, Jan. 2008, doi: 10.1016/J.ENCONMAN.2007.05.014.
- [25] T. Jacob and L. P. Suresh, "A review paper on the elimination of harmonics in multilevel inverters using bioinspired algorithms," in *2016 International Conference on Circuit, Power and Computing Technologies (ICCPCT)*, 2016, pp. 1–8. doi: 10.1109/ICCPCT.2016.7530273.
- [26] L. Cao, J. Lin, S. Chen, and Y. Ye, "Symmetrical cascaded switched-capacitor multilevel inverter based on hybrid pulse width modulation," *Energies (Basel)*, vol. 14, no. 22, Nov. 2021, doi: 10.3390/en14227643.
- [27] S. Toumi, Y. Amirat, E. Elbouchikhi, Z. Zhou, and M. Benbouzid, "Techno-Economic Optimal Sizing Design for a Tidal Stream Turbine–Battery System," *J Mar Sci Eng*, vol. 11, no. 3, Mar. 2023, doi: 10.3390/jmse11030679.
- [28] H. Peraza-Vázquez, A. Peña-Delgado, P. Ranjan, C. Barde, A. Choubey, and A. B. Morales-Cepeda, "A bio-inspired method for mathematical optimization inspired by arachnida salticidae," *Mathematics*, vol. 10, no. 1, Jan. 2022, doi: 10.3390/math10010102.
- [29] D. E. Goldberg, *Genetic Algorithms in Search, Optimization and Machine Learning*. Boston, MA, USA: Addison-Wesley Longman Publishing Co., Inc., 1989.
- [30] M. Hosseinpour, S. Mansoori, and H. Shayeghi, "Selective harmonics elimination technique in cascaded h-bridge multi-level inverters using the salp swarm optimization algorithm," *Journal of Operation and Automation in Power Engineering*, vol. 8, no. 1, pp. 32–42, Dec. 2020, doi: 10.22098/joape.2019.5545.1418.
- [31] J. Sun, S. Beineke, and H. Grotstollen, "Optimal PWM based on real-time solution of harmonic elimination equations," *IEEE Trans Power Electron*, vol. 11, pp. 612–621, 1996, [Online]. Available: <https://api.semanticscholar.org/CorpusID:110857674>

- [32] J. Chiasson, L. Tolbert, K. McKenzie, and Z. Du, "A Complete Solution to the Harmonic Elimination Problem," *Power Electronics, IEEE Transactions on*, vol. 19, pp. 491–499, Apr. 2004, doi: 10.1109/TPEL.2003.823207.
- [33] J. H. Holland, *Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence*. Ann Arbor, MI, USA: University of Michigan Press, 1975.
- [34] M. Clerc and J. Kennedy, "The particle swarm - explosion, stability, and convergence in a multidimensional complex space," *IEEE Transactions on Evolutionary Computation*, vol. 6, no. 1, pp. 58–73, 2002, doi: 10.1109/4235.985692.
- [35] X. Yao, Y. Liu, and G. Lin, "Evolutionary programming made faster," *IEEE Transactions on Evolutionary Computation*, vol. 3, no. 2, pp. 82–102, 1999, doi: 10.1109/4235.771163.
- [36] D. Karaboga and B. Basturk, "A powerful and efficient algorithm for numerical function optimization: artificial bee colony (ABC) algorithm," *Journal of Global Optimization*, vol. 39, no. 3, pp. 459–471, 2007, doi: 10.1007/s10898-007-9149-x.
- [37] M. R. Hussan *et al.*, "Aquila Optimization Based Harmonic Elimination in a Modified H-Bridge Inverter," *Sustainability (Switzerland)*, vol. 14, no. 2, Jan. 2022, doi: 10.3390/su14020929.
- [38] J. H. Almazán-Covarrubias, H. Peraza-Vázquez, A. F. Peña-Delgado, and P. M. García-Vite, "An Improved Dingo Optimization Algorithm Applied to SHE-PWM Modulation Strategy," *Applied Sciences (Switzerland)*, vol. 12, no. 3, Feb. 2022, doi: 10.3390/app12030992.
- [39] N. I. Siddiqui *et al.*, "Artificial jellyfish search algorithm-based selective harmonic elimination in a cascaded h-bridge multilevel inverter," *Electronics (Switzerland)*, vol. 10, no. 19, Oct. 2021, doi: 10.3390/electronics10192402.
- [40] M. A. Tariq *et al.*, "Dragonfly Algorithm-Based Optimization for Selective Harmonics Elimination in Cascaded H-Bridge Multilevel Inverters with

- Statistical Comparison,” *Energies (Basel)*, vol. 15, no. 18, Sep. 2022, doi: 10.3390/en15186826.
- [41] R. A. Khan *et al.*, “Archimedes optimization algorithm based selective harmonic elimination in a cascaded h-bridge multilevel inverter,” *Sustainability (Switzerland)*, vol. 14, no. 1, Jan. 2022, doi: 10.3390/su14010310.
- [42] A. F. Peña-Delgado *et al.*, “A Novel Bio-Inspired Algorithm Applied to Selective Harmonic Elimination in a Three-Phase Eleven-Level Inverter,” *Math Probl Eng*, vol. 2020, p. 8856040, 2020, doi: 10.1155/2020/8856040.
- [43] A. Routray, R. K. Singh, and R. Mahanty, “Harmonic Reduction in Hybrid Cascaded Multilevel Inverter Using Modified Grey Wolf Optimization,” *IEEE Trans Ind Appl*, vol. 56, no. 2, pp. 1827–1838, 2020, doi: 10.1109/TIA.2019.2957252.
- [44] Y. Villuendas-Rey, J. L. Velázquez-Rodríguez, M. D. Alanis-Tamez, M. A. Moreno-Ibarra, and C. Yáñez-Márquez, “Mexican axolotl optimization: A novel bioinspired heuristic,” *Mathematics*, vol. 9, no. 7, Apr. 2021, doi: 10.3390/math9070781.
- [45] S. Talatahari and M. Azizi, “Chaos Game Optimization: a novel metaheuristic algorithm,” *Artif Intell Rev*, vol. 54, no. 2, pp. 917–1004, 2021, doi: 10.1007/s10462-020-09867-w.
- [46] I. Naruei and F. Keynia, “A new optimization method based on COOT bird natural life model,” *Expert Syst Appl*, vol. 183, p. 115352, Nov. 2021, doi: 10.1016/J.ESWA.2021.115352.
- [47] L. Abualigah, M. Shehab, M. Alshinwan, S. Mirjalili, and M. A. Elaziz, “Ant Lion Optimizer: A Comprehensive Survey of Its Variants and Applications,” *Archives of Computational Methods in Engineering*, vol. 28, no. 3, pp. 1397–1416, 2021, doi: 10.1007/s11831-020-09420-6.
- [48] A. A. Heidari, S. Mirjalili, H. Faris, I. Aljarah, M. Mafarja, and H. Chen, “Harris hawks optimization: Algorithm and applications,” *Future Generation*

- Computer Systems*, vol. 97, pp. 849–872, Aug. 2019, doi: 10.1016/J.FUTURE.2019.02.028.
- [49] Z. W. Geem, J. Kim, and G. V Loganathan, “A New Heuristic Optimization Algorithm: Harmony Search,” *Simulation*, vol. 76, pp. 60–68, Jan. 2001, doi: 10.1177/003754970107600201.
- [50] A. R. Lopez *et al.*, “Total Harmonic Distortion Reduction in Multilevel Inverters through the Utilization of the Moth-Flame Optimization Algorithm,” 2023, doi: 10.3390/app132112060.
- [51] S. Ürgün, H. Yiğit, and S. Mirjalili, “Investigation of Recent Metaheuristics Based Selective Harmonic Elimination Problem for Different Levels of Multilevel Inverters,” *Electronics (Switzerland)*, vol. 12, no. 4, Feb. 2023, doi: 10.3390/electronics12041058.
- [52] N. Riad, W. Anis, A. Elkassas, and A. E. W. Hassan, “Three-phase multilevel inverter using selective harmonic elimination with marine predator algorithm,” *Electronics (Switzerland)*, vol. 10, no. 4, pp. 1–21, Feb. 2021, doi: 10.3390/electronics10040374.
- [53] S. Ahmad, “Electromagnetic Field Optimization Based Selective Harmonic Elimination in a Cascaded Symmetric H-Bridge Inverter,” *Energies (Basel)*, vol. 15, no. 20, Oct. 2022, doi: 10.3390/en15207682.
- [54] R. V. Rao, V. J. Savsani, and D. P. Vakharia, “Teaching–learning-based optimization: A novel method for constrained mechanical design optimization problems,” *Computer-Aided Design*, vol. 43, no. 3, pp. 303–315, Mar. 2011, doi: 10.1016/J.CAD.2010.12.015.
- [55] S. Mirjalili and A. Lewis, “The Whale Optimization Algorithm,” *Advances in Engineering Software*, vol. 95, pp. 51–67, May 2016, doi: 10.1016/J.ADVENGSOFT.2016.01.008.
- [56] X.-S. Yang, “A New Metaheuristic Bat-Inspired Algorithm,” in *Nature Inspired Cooperative Strategies for Optimization (NICSO 2010)*, D. A. and C. C. and T.

G. and K. N. González Juan R. and Pelta, Ed., Berlin, Heidelberg: Springer Berlin Heidelberg, 2010, pp. 65–74. doi: 10.1007/978-3-642-12538-6_6.

- [57] K. Deep and M. Thakur, “A new mutation operator for real coded genetic algorithms,” *Appl Math Comput*, vol. 193, pp. 211–230, Oct. 2007, doi: 10.1016/j.amc.2007.03.046.
- [58] E. Rashedi, H. Nezamabadi-pour, and S. Saryazdi, “GSA: A Gravitational Search Algorithm,” *Inf Sci (N Y)*, vol. 179, no. 13, pp. 2232–2248, Jun. 2009, doi: 10.1016/J.INS.2009.03.004.
- [59] E. Barbie, D. Baimel, and A. Kuperman, “Analytical Expression for Line Voltage THD of Three-Phase Staircase Modulated Multilevel Inverters,” *Electronics (Switzerland)*, vol. 11, no. 3, Feb. 2022, doi: 10.3390/electronics11030364.
- [60] S. N. Rao, A. K. Dr D V, and C. Babu, “Implementation of multilevel boost DC-link cascade based reversing voltage inverter for low thd operation,” *Journal of Electrical Engineering and Technology*, vol. 13, pp. 1527–1537, Jul. 2018, doi: 10.5370/JEET.2018.13.4.1527.
- [61] P. Hemachandu and V. C. V. Reddy, “AN EFFICIENT ASYMMETRICAL 15-LEVEL SMART INVERTER TOPOLOGIES FOR MICRO-GRID SYSTEM USING PSO-PID TUNING ALGORITHM,” *Energy Procedia*, vol. 117, pp. 777–785, 2017, doi: <https://doi.org/10.1016/j.egypro.2017.05.194>.
- [62] K. P. Panda and G. Panda, “Application of swarm optimization-based modified algorithm for selective harmonic elimination in reduced switch count multilevel inverter,” *IET Power Electronics*, vol. 11, Apr. 2018, doi: 10.1049/iet-pel.2017.0697.
- [63] E. F. Firmansyah, O. A. Qudsi, M. N. Habibi, and N. A. Windarko, “Optimized Modified PWM based on Differential Evolution for Reducing THD on Multilevel Inverter,” in *2020 International Seminar on Intelligent Technology and Its Applications (ISITIA)*, IEEE, 2020, pp. 113–118.

- [64] M. Salman *et al.*, “Minimization of total harmonic distortions of cascaded H-bridge multilevel inverter by utilizing bio inspired AI algorithm,” *EURASIP J Wirel Commun Netw*, vol. 2020, no. 1, Dec. 2020, doi: 10.1186/s13638-020-01686-5.
- [65] J. Singh, R. Dahiya, and L. M. Saini, “Buck converter-based cascaded asymmetrical multilevel inverter with reduced components,” *International Transactions on Electrical Energy Systems*, vol. 28, no. 3, p. e2501, 2018.
- [66] S. Sathyaraj, M. V. Rajkumar, and J. Chandramohan, “Modeling and Simulation of Asymmetric Cascaded Multilevel Inverter with Reduced Switches using Multicarrier PWM Control,” *International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering (IJAREEIE)*, vol. 5, no. 10, pp. 8064–8071, 2016.
- [67] R. Gunasekaran and C. Karthikeyan, “Nonlinear Transformational Optimization (NTO) technique based Total Harmonics Distortion (THD) reduction of line to line voltage for multi-level inverters,” *Microprocess Microsyst*, vol. 74, Apr. 2020, doi: 10.1016/j.micpro.2020.102998.
- [68] M. A. Memon, S. Memon, and S. Khan, “THD minimization from H-bridge cascaded multilevel inverter using particle swarm optimization technique,” *Mehran University Research Journal of Engineering & Technology*, vol. 36, no. 1, pp. 33–38, 2017.
- [69] M. M. Gulzar, S. Ahmad, U. T. Shami, S. Murawwat, and A. Jameel, “An improved PWM technique to reduce total harmonic distortion of multilevel inverters,” *Technical Journal*, vol. 25, no. 01, pp. 8–14, 2020.
- [70] N. Suresh and R. S. R. Babu, “Reduction of total harmonic distortion in cascaded H-bridge inverter by pattern search technique,” *International Journal of Electrical and Computer Engineering*, vol. 7, no. 6, p. 3292, 2017.
- [71] K. Boora and J. Kumar, “General topology for asymmetrical multilevel inverter with reduced number of switches,” *IET power electronics*, vol. 10, no. 15, pp. 2034–2041, 2017.

- [72] M. H. Yatim *et al.*, “Symmetrical and asymmetrical multilevel inverter structures with reduced number of switching devices,” *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 11, no. 1, pp. 144–151, 2018.
- [73] M. T. Hagh, F. N. Mazgar, S. Roozbehani, and A. Jalilian, “THD minimisation of multilevel inverter with optimised dc sources magnitude and switching angles,” in *CIREC-Open Access Proceedings Journal*, IET Digital Library, 2017, pp. 875–878.
- [74] T. Gajpal and N. Hedau, “A comparative survey on harmonic optimization of multilevel inverter,” *Imperial J. Interdisciplinary Res*, vol. 2, no. 9, 2016.
- [75] S.-A. Amamra, K. Meghriche, A. Cherifi, and B. Francois, “Multilevel inverter topology for renewable energy grid integration,” *IEEE Transactions on Industrial Electronics*, vol. 64, no. 11, pp. 8855–8866, 2016.
- [76] V. Maheswari, V. Nandagopal, and C. Kannan, “Performance Metric of Z Source CHB Multilevel Inverter FED IM for Selective Harmonic Elimination and THD Reduction,” *Circuits and Systems*, vol. 7, no. 11, pp. 3794–3806, 2016.
- [77] A. D. Kiadehi, K. E. K. Drissi, and C. Pasquier, “Voltage THD reduction for dual-inverter fed open-end load with isolated DC sources,” *IEEE Transactions on Industrial Electronics*, vol. 64, no. 3, pp. 2102–2111, 2016.
- [78] A. Thiruvengadam and U. K., “An enhanced H-bridge multilevel inverter with reduced THD, conduction, and switching losses using sinusoidal tracking algorithm,” *Energies (Basel)*, vol. 12, no. 1, p. 81, 2018.
- [79] A. K. V. K. Reddy and K. V. L. Narayana, “Optimal total harmonic distortion minimization in multilevel inverter using improved whale optimization algorithm,” *International Journal of Emerging Electric Power Systems*, vol. 21, no. 3, p. 20200008, 2020.

- [80] S. K. Dash, B. Nayak, and J. B. Sahu, "Selective harmonic elimination of an eleven level inverter using whale optimization technique," *International Journal of Power Electronics and Drive Systems*, vol. 9, no. 4, p. 1944, 2018.
- [81] A. Routray, R. K. Singh, and R. Mahanty, "Selective harmonic elimination in hybrid cascaded multilevel inverter using modified whale optimization," *International Transactions on Electrical Energy Systems*, vol. 30, no. 4, p. e12298, 2020.
- [82] P. Kumar Kar, A. Priyadarshi, and S. Bhaskar Karanki, "Selective harmonics elimination using whale optimisation algorithm for a single-phase-modified source switched multilevel inverter," *IET Power Electronics*, vol. 12, no. 8, pp. 1952–1963, 2019.
- [83] J. Olamaei, M. Karimi, and T. Farhoudi, "Solving line voltage THD minimization problem in multilevel inverter's with constant dc voltage sources using teaching-learning-based optimization," *UPB Sci. Bull. Ser. C Electr. Eng. Comput. Sci*, vol. 79, no. 1, 2017.
- [84] M. Karimi, M. R. J. Oskuee, and S. N. Ravadanegh, "Optimization of Line voltage THD in Multilevel Inverter's with Alterable DC Links using TLBO," in *Proceedings of the 2nd International Conference on Electrical Engineering, ICEE, Tehran, Iran*, 2017.
- [85] K. Haghdar, "Optimal DC Source Influence on Selective Harmonic Elimination in Multilevel Inverters Using Teaching-Learning-Based Optimization," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 2, pp. 942–949, Feb. 2020, doi: 10.1109/TIE.2019.2901657.
- [86] J. Olamaei and M. Karimi, "Total harmonic distortion minimisation in multilevel inverters using the teaching-learning-based optimisation algorithm," *International Journal of Ambient Energy*, vol. 39, no. 3, pp. 264–269, Apr. 2018, doi: 10.1080/01430750.2017.1298057.
- [87] S. R. Prasanth, M. John, and S. Rao, "11-Level Multilevel Inverter with Reduced Number of Switches using Level Shift Modulation," *Int. J. Mod. Trends Sci. Technol*, vol. 3, pp. 53–58, 2017.

- [88] V. J. Manohar and P. Jyothi, "TLBO based Selection of Optimal Switching angles in SHE Control of CMLI with Unequal DC sources," in *2018 2nd International Conference on I-SMAC (IoT in Social, Mobile, Analytics and Cloud)(I-SMAC) I-SMAC (IoT in Social, Mobile, Analytics and Cloud)(I-SMAC), 2018 2nd International Conference on*, IEEE, 2018, pp. 393–398.
- [89] S. Garg, A. K. Sharma, and P. Yadav, "Performance Analysis of Cascaded Multilevel Inverter Using Particle Swarm Optimization Algorithm," *Int. J. Innov. Sci. Eng. Technol*, vol. 3, no. 8, pp. 580–586, 2016.
- [90] M. Hosseinpour, S. Mansoori, and H. Shayeghi, "Selective harmonics elimination technique in cascaded h-bridge multi-level inverters using the salp swarm optimization algorithm," *J. Oper. Autom. Power Eng*, vol. 8, no. 1, pp. 32–42, 2020.
- [91] P. P. Biswas, N. H. Awad, P. N. Suganthan, M. Z. Ali, and G. A. J. Amaratunga, "Minimizing THD of multilevel inverters with optimal values of DC voltages and switching angles using LSHADE-EpSin algorithm," in *2017 IEEE Congress on Evolutionary Computation (CEC)*, IEEE, 2017, pp. 77–82.
- [92] ali asghar khodadoost arani, J. Moghani, A. Khoshsaadat, and G. B. Gharehpetian, "THD Minimization of the Output Voltage for Asymmetrical 27-Level Inverter using GA and PSO Methods," *Iranian Journal of Electrical and Electronic Engineering*, vol. 12, pp. 126–133, Jun. 2016.
- [93] S. D. Patil and S. G. Kadwane, "Hybrid optimization algorithm applied for selective harmonic elimination in multilevel inverter with reduced switch topology," *Microsystem Technologies*, vol. 24, no. 8, pp. 3409–3415, Aug. 2018, doi: 10.1007/s00542-018-3720-x.
- [94] A. Edpuganti and A. Rathore, "A Survey of Low Switching Frequency Modulation Techniques for Medium-Voltage Multilevel Converters," *IEEE Trans Ind Appl*, vol. 51, p. 1, Sep. 2015, doi: 10.1109/TIA.2015.2437351.
- [95] M. S. A. Dahidah and V. G. Agelidis, "Single-carrier sinusoidal PWM-equivalent selective harmonic elimination for a five-level voltage source

- converter,” *Electric Power Systems Research*, vol. 78, pp. 1826–1836, 2008, [Online]. Available: <https://api.semanticscholar.org/CorpusID:109838923>
- [96] A. K. Al-Othman, N. Ahmed, M. Alsharidah, and H. AlMekhaizim, “A hybrid real coded genetic algorithm – Pattern search approach for selective harmonic elimination of PWM AC/AC voltage controller,” *International Journal of Electrical Power & Energy Systems*, vol. 44, pp. 123–133, Jan. 2013, doi: 10.1016/j.ijepes.2012.07.034.
- [97] A. Kavousi, B. Vahidi, R. Salehi, M. K. Bakhshizadeh, N. Farokhnia, and S. H. Fathi, “Application of the bee algorithm for selective harmonic elimination strategy in multilevel inverters,” *IEEE Trans Power Electron*, vol. 27, no. 4, pp. 1689–1696, 2012, doi: 10.1109/TPEL.2011.2166124.
- [98] I. H. Shanono, N. R. H. Abdullah, and A. Muhammad, “A survey of multilevel voltage source inverter topologies, controls and applications,” *International Journal of Power Electronics and Drive Systems*, vol. 9, no. 3. Institute of Advanced Engineering and Science, pp. 1186–1201, Sep. 01, 2018. doi: 10.11591/ijpeds.v9.i3.pp1186-1201.
- [99] I. H. Shanono, N. R. H. Abdullah, H. Daniyal, and A. Muhammad, “Selective harmonic elimination (SHE) based 3-phase multilevel voltage source inverter (VSI) for standalone applications,” *SN Appl Sci*, vol. 1, no. 12, Dec. 2019, doi: 10.1007/s42452-019-1726-3.
- [100] K. Y. Gómez Díaz, S. E. de León Aldaco, J. Aguayo Alquicira, and L. G. Vela Valdés, “THD Minimization in a Seven-Level Multilevel Inverter Using the TLBO Algorithm,” *Eng*, vol. 4, no. 3, pp. 1761–1786, Sep. 2023, doi: 10.3390/eng4030100.
- [101] P. K. Kar, A. Priyadarshi, and S. B. Karanki, “Selective harmonics elimination using whale optimisation algorithm for a single-phase-modified source switched multilevel inverter,” *IET Power Electronics*, vol. 12, no. 8, pp. 1952–1963, Jul. 2019, doi: 10.1049/iet-pel.2019.0087.

- [102] M. Wasiaq *et al.*, “Selective harmonic elimination pulse width modulation based hybrid multilevel inverter topology with reduced components,” *IET Power Electronics*, 2022, doi: 10.1049/pel2.12375.
- [103] V. J. Manohar, P. Jyothi, and Adinarayana, “TLBO based Selection of Optimal Switching angles in SHE Control of CMLI with Unequal DC sources,” *2018 2nd International Conference on I-SMAC (IoT in Social, Mobile, Analytics and Cloud) (I-SMAC)**I-SMAC (IoT in Social, Mobile, Analytics and Cloud) (I-SMAC)*, 2018 2nd International Conference on, pp. 393–398, 2018, [Online]. Available: <https://api.semanticscholar.org/CorpusID:67876711>
- [104] K. Y. Gómez Díaz, S. E. De León Aldaco, J. Aguayo Alquicira, M. Ponce-Silva, and V. H. Olivares Peregrino, “Teaching–Learning-Based Optimization Algorithm Applied in Electronic Engineering: A Survey,” *Electronics (Switzerland)*, vol. 11, no. 21. MDPI, Nov. 01, 2022. doi: 10.3390/electronics11213451.
- [105] A. Routray, R. K. Singh, and R. Mahanty, “Selective harmonic elimination in hybrid cascaded multilevel inverter using modified whale optimization,” *International Transactions on Electrical Energy Systems*, vol. 30, no. 4, Apr. 2020, doi: 10.1002/2050-7038.12298.
- [106] “IEEE Std 519-2014: IEEE Recommended Practice and Requirements for Harmonic Control in Electric Power Systems.” Piscataway, NJ, USA, pp. 1–29, 2014.

CURRICULUM VITAE

Name, Surname: Mehmet Halil YABALAR

EDUCATION

Degree	Institution	Department	Year
MSc	Gaziantep University	Electrical-Electronics Engineering	2019
BSc	Ege University	Electrical-Electronics Engineering	2015

WORK EXPERIENCES

Position	Institution	Year
Research Assistant	Hasan Kalyoncu University	2017 -
R & D Engineer	Kalyon Güneş Teknolojileri Üretim A.Ş.	2020 -
Electrical Engineer	Asimetrik Ege Ses ve Işık Sistemleri Tic. Ltd.Şti.	2015

PUBLICATIONS

SCI/SCI-Expanded Journal Papers:

1) **Yabalar Mehmet Halil**, Ercelebi Ergun (2024). "Hybrid Optimization Based Harmonic Minimization in Three Phase Multilevel Inverter With Reduced Switch Topology," in *IEEE Access*, vol. 12, pp. 71010-71023, 2024, doi: 10.1109/ACCESS.2024.3401730.

Conference Papers:

1) **Yabalar Mehmet Halil**, Ercelebi Ergun (2024). "Thd Minimization of Line Voltage In Three Phase Multilevel Inverter Using Teaching-Learning-Based Optimization Algorithm," in *2024 6th International Dicle Scientific Research and Innovation Congress*, Diyarbakır, Turkey.

2) **Yabalar Mehmet Halil**, Ercelebi Ergun (2024). "Thd Reduction In Three Phase Multilevel Inverter Using Improved Whale Optimization Algorithm," in *2024 6th International Dicle Scientific Research and Innovation Congress*, Diyarbakır, Turkey.